

4. Accessing On-Chip Memory

Gisselquist Technology, LLC

Daniel E. Gisselquist, Ph.D.



G Lesson Overview

Lesson Over	view
-------------	------

Project

Formal Verification

AutoFPGA

Simulation

Host Control

Hardware

Objective: Building a bus access to on-chip memory

On-chip memory is almost as easy as register access

G Work in Progress

▷ Lesson Overview

Project

Formal Verification

AutoFPGA

Simulation

Host Control

Hardware

This lesson is currently a work in progress.



It will remain so until ...

I've built the design myself

G

 \mathcal{M}

Lesson Overview

▷ Project

Waveform Generation

Project Structure

Control

Requirements

Memory Core

Control Core

Resets?

Formal Verification

AutoFPGA

Simulation

Host Control

Hardware

Project

G Waveform Generation

Lesson Overview Project Waveform \triangleright Generation **Project Structure** Control Requirements Memory Core Control Core Resets? Formal Verification AutoFPGA Simulation Host Control Hardware

Let's build a project to output a waveform

- Initially, let's make one or more LEDs blink
- Using a custom pattern read from memory
 - We'll write a special blinking sequence to memory
 - Then read the blink pattern from memory
- At a programmable and controllable rate
 - A second/separate module will control frequency
 - Will also control: start, pause, repeat, and reset

G Waveform Generation

Lesson Overview

Project

Waveform ▷ Generation

Project Structure

Control

Requirements

Memory Core

Control Core

Resets?

Formal Verification

AutoFPGA

Simulation

Host Control

Hardware

Let's build a project to output a waveform

- Initially, let's make one or more LEDs blink
- Using a custom pattern read from memory
- At a programmable and controllable rate
- We'll then move to an audio waveform generator
 - If you have an audio device, you can play sound here.
- Bonus: (for those so inclined)
 - You can also make any FPGA into an impromptu FM transmitter
 - Even without audio, therefore, you should be able to make an audio waveform using unintentional electromagnetically produced interference on an I/O pin.

Sound like a plan? Let's go!

G Project Structure



Control Requirements

Lesson Overview	We	e'll control our design with a couple of knobs:
Project		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7
Waveform Generation		Unused
Project Structure Control ▷ Requirements		Read address
Memory Core Control Core		Frequency (address step)
Resets? Formal Verification		Unused
AutoFPGA		
Simulation	1	Dlauback control
Host Control	1.	
Hardware	2.	Read address
	3.	Playback speed or frequency

requency That leaves one unused register 4.

23 22 21 20 19 18 17 16 15 14 13 12 11 10 9	8	7	6	5	4	3	2	1	0
Unused							M	⁄R	Ρ
Read address									
Frequency (address step)									
Unused									

Control Requirements

Lesson Overview	We'll control our de
ProjectWaveformGenerationProject StructureControl▷RequirementsMemory CoreControl CoreResets?Formal VerificationAutoFPGASimulationHost ControlHardware	 31 30 29 28 27 26 25 24 23 1. Playback control One bit, P, Writing to a A third bit, memory or s

/e	e']]	со	ntı	rol	0	ur	۲ C	de	si	gn	I V	vi	th	а	С	οι	Jb	le	0	f	kn	o	bs						
	31	30 2	9 28	27	26	25 2	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2

Unused

- O
 - controls playback (1) or pause (0)
 - another bit, R, resets the address
 - W, controls whether we wrap from the end of stop

1 0

WRIF

Control Requirements

Lesson Overview	We'll control our design
ProjectWaveformGenerationProject StructureControl▷ RequirementsMemory CoreControl CoreResets?Formal VerificationAutoFPGASimulationHost ControlHardware	 Playback control Read address Reads tell you w Writes set up th Playback speed This will be our That leaves one reg I'll leave it unuse
	We'll come back to this

Let's discuss the block RAM component first

where we are at in the cycle

with a couple of knobs:

e next address

ister left ed. You can do with it as you wish.

in a bit.

address increment

Lesson	Overview
2000011	0 101 11010

Project

Waveform Generation

Project Structure

Control

Control

Requirements

▷ Memory Core

Control Core

Resets?

Formal Verification

 ${\sf AutoFPGA}$

Simulation

Host Control

Hardware

Memory is actually really easy. You know most of this already.

Declare the memory

parameter W = 32, // Match the bus width
 LGNA = 5; // Log of the memory size

reg [W-1:0] mem [0:(1 < < LGNA) - 1];

But how shall two bus interfaces share the same memory?

Lesson Overview Project Waveform Generation	Full Block RAMs can't be passed directly from one module to the next
Project Structure Control Requirements ▷ Memory Core Control Core Resets? Formal Verification AutoFPGA	Bus Interface Waveform Memory PAN Reader LED Output
Simulation Host Control	The following code <i>doesn't</i> work
Hardware	input wire $[W-1:0]$ mem $[0:(1 < < LGNA) - 1];$



Lesson Overview	Full Block
Project	the next
Waveform	
Generation	
Project Structure	
Control	core: R
Requirements	0
▷ Memory Core	Or we
Control Core	
Resets?	– The
	•
Formal Verification	– Or
AutoFPGA	
Simulation	

Host Control

Hardware

Full Block RAMs can't be passed directly from one module to the next

- We could create an interface for this memory for the control core: Rd, Addr, Rdata, etc.
 - Or we can place both cores in the same module
 - The bus interfaces could be shared
 - Or the two interfaces could be separate



Today, we'll place both interfaces together in the same module

Lesson Overview

Project Waveform Generation Project Structure Control Requirements ▷ Memory Core Control Core Resets? Formal Verification AutoFPGA

Simulation

Host Control

Hardware

To handle two bus ports,

- I'll prefix one with i_mem_* or o_mem_*
 - rather than i_wb_* or o_wb_*
- The other with i_ctrl_* or o_ctrl_*
- I'll drop these prefixes in these slides, just because screen space is tight
 - You'll see these full names in the example files

```
Let's continue building our memory module
Lesson Overview
Project
                   We've already declared our memory
               Waveform
Generation
                   Now we'll handle memory writes
               Project Structure
Control
                   always @(posedge i_clk)
Requirements
▷ Memory Core
                   if (i_stb && i_we)
Control Core
                   begin
Resets?
                       if (i_sel[3])
Formal Verification
                             mem[i_addr][31:24] <= i_data[31:24];
AutoFPGA
                       if (i_sel[2])
Simulation
                             mem[i_addr][23:16] <= i_data[23:16];
Host Control
                       if (i_sel[1])
Hardware
                             mem[i_addr][15: 8] <= i_data[15: 8];
                       if (i_sel[0])
                             mem[i_addr][7:0] <= i_data[7:0];
                   end
```

```
Let's continue building our memory module
Lesson Overview
Project
                    We've already declared our memory
                 Waveform
Generation
                     Now we'll handle memory writes
                 Project Structure
                     Then memory reads
Control
                 Requirements
▷ Memory Core
                     always @(posedge i_clk)
Control Core
                                o_data <= mem[i_addr];</pre>
Resets?
Formal Verification
                     Wishbone signaling
                 AutoFPGA
Simulation
                     always Q(*)
Host Control
                                o_stall = 1'b0;
Hardware
                     initial o_ack <= 0;</pre>
                     always @(posedge i_clk)
                                o_ack <= i_stb;</pre>
```

Lesson Overview	Memory is actua
Project Waveform Generation Project Structure Control Requirements ▷ Memory Core	 Declare the i Handle mem Handle mem Handle Wish
Control Core Resets?	We'll use a diffe
Formal Verification	□ We'll come k
Simulation Host Control	
Hardware	

ally really easy. You know most of this already.

- memory
- ory writes
 - ory reads
 - bone signaling
- erent formal technique to verify this
 - back to that in a moment

Host Control

Hardware

Now let's build our control core Lesson Overview Project Bus Interface controls address & increment Waveform Generation **Project Structure** Control Address Shared Memory Audio or Requirements **Block RAM** Increment Address LED Output Memory Core \triangleright Control Core Resets? It'll just read from an incrementing address through memory Formal Verification AutoFPGA Simulation

19 / 81

Lesson Overview

Project

Waveform Generation

Project Structure

Control

Requirements

. Memory Core

▷ Control Core

Resets?

Formal Verification

AutoFPGA

Simulation

Host Control

Hardware

Now let's build our control core

We'll need a memory address

// Not	e that at	32—bits,	this	address	has many
// bits	s than th	e LGNA bi	ts our	r memory	requires
reg	[31:0]	memaddr;			

• From this we'll read from memory

```
always @(posedge i_clk)
```

memword $\leq mem[memaddr[31:32-LGNA]];$

What if we don't want to read 32-bits at a time?

- Sorry, all memory reads are the full width
- To read 8-bits at a time, we'll need to select our 8-bits from among these 32-bits

П

Lesson Overview

Project

Waveform Generation

Project Structure

Control

Requirements

Memory Core

▷ Control Core

Resets?

Formal Verification

 $\mathsf{AutoFPGA}$

Simulation

Host Control

Hardware

Now let's build our control core

- We'll need a memory address
 - The bottom 2-bits will tell us which octet of our word

We'll read with 2-bits less in the address

always @(posedge i_clk)
 memword <= mem[memaddr[31:30-LGNA]];</pre>

We also need to record the sub address bits

```
always @(posedge i_clk)
    subaddr <= memaddr[29-LGNA:32-LGNA];</pre>
```

On the next cycle, we can get the 8-bits we want

always @(posedge i_clk)
 o_sample <= memword >> (subaddr * 8);

Lesson Overview

Project Structure

 \triangleright Control Core

Formal Verification

Requirements

Memory Core

Project Waveform

Control

Resets?

AutoFPGA

Simulation

Hardware

Host Control

Generation

Bus writes

1. First the control address

Now let's build our control core.

Lesson Overview

 Project

 Waveform

 Generation

 Project Structure

 Control

 Requirements

 Memory Core

 ▷ Control Core

 Resets?

 Formal Verification

 AutoFPGA

 Simulation

 Host Control

Hardware

Now let's build our control core.

- Bus writes
 - 1. First the control address
 - 2. Then the memory address
 - Here we'll need to do a couple of things
 - First, read any new value from the bus

Lesson Overview

Project

Waveform Generation

Project Structure

Control

Requirements

Memory Core

▷ Control Core

Resets?

Formal Verification

AutoFPGA

Simulation

Host Control

Hardware

Now let's build our control core.

Bus writes

- 1. First the control address
- 2. Then the memory address
 - Here we'll need to do a couple of things
 - First, read any new value from the bus
 - Reset our address if requested

Lesson Overview

Project

- Waveform Generation
- Project Structure

Control

Requirements

Memory Core

▷ Control Core

Resets?

Formal Verification

AutoFPGA

Simulation

Host Control

Hardware

Now let's build our control core.

Bus writes

- 1. First the control address
- 2. Then the memory address
 - Update the address if we are currently "playing"

```
// ...
else if (playing)
    // Step through memory
    memaddr <= memaddr + speed;</pre>
```

Note that I haven't implemented the play only once feature

- I'll leave that control bit to you
- You'll want to reset memaddr and playing on any overflow, if you aren't continuously playing

Lesson Overview Project Waveform Generation Project Structure Control Requirements Memory Core ▷ Control Core Resets? Formal Verification AutoFPGA Simulation Host Control

Hardware

Now let's build our control core.

- We'll need a memory address
- From this we'll read from memory
- Now let's handle bus writes
 - 1. First the control address
 - 2. Then the memory address
 - 3. Finally the speed (a.k.a. increment) register

```
Lesson Overview
Project
                          Waveform
Generation
                          Project Structure
                          Control
Requirements
Memory Core
\triangleright Control Core
Resets?
Formal Verification
AutoFPGA
Simulation
Host Control
Hardware
```

Now let's build our control core.

- We'll need a memory address
- From this we'll read from memory
 - Now let's handle bus reads

Now let's build our control core. Lesson Overview Project We'll need a memory address Waveform Generation From this we'll read from memory **Project Structure** Now let's handle bus reads Control Requirements Memory Core wire [31:0] w_control_data; \triangleright Control Core Resets? Formal Verification assign w_control_data = { 29'h0, AutoFPGA wrap, 1'b0, playing }; Simulation This is a common form I use often Host Control Hardware Declare a bus-wide register, here it is w_control_data Assign it as appropriate, then return it on any read Simulation tools will then leave the register in the trace so you can examine it as desired

```
Lesson Overview
Project
Waveform
Generation
Project Structure
Control
Requirements
Memory Core
▷ Control Core
Resets?
Formal Verification
AutoFPGA
Simulation
Host Control
Hardware
```

Now let's build our control core.

- We'll need a memory address
- From this we'll read from memory
- Now let's handle bus reads, and
 - The last of the bus odds and ends

```
always @(*)
o_stall = 1'b0;
```

Simple enough?

G Resets?

	Resels!	
Lesson Overview Project Waveform Generation Project Structure Control Requirements Memory Core Control Core ▷ Resets? Formal Verification AutoFPGA Simulation Host Control Hardware	We haven't included resets into our design Do we need them? Your thoughts?	

G Resets?

```
Lesson Overview
Project
Waveform
Generation
Project Structure
Control
Requirements
Memory Core
Control Core
\triangleright Resets?
Formal Verification
AutoFPGA
Simulation
Host Control
Hardware
```

Do we need a reset? Here are my thoughts:

- FPGAs support initial statements
 - ASICs do not support initial statements
 - FPGA support is (usually) pretty good
- LED or audio glitches will never be noticed
- We will still need to reset anything bus related
 - This is primarily the o_ack register

```
initial o_ack = 1'b0;
always @(posedge i_clk)
if (i_reset)
        o_ack <= 1'b0;
else
        o_ack <= i_stb;</pre>
```

- We could also reset playing and memaddr

G

 \mathcal{M}

Lesson Overview

Project

Formal

▷ Verification

Property Files

Memory

Control

Throughput

SymbiYosys script

SymbiYosys and

Make

Do not pass Go

AutoFPGA

Simulation

Host Control

Hardware

Formal Verification

G Property Files

Lesson Overview	Ve
Project	
Formal Verification	
▷ Property Files	
Memory	
Control	П
Throughput	
SymbiYosys script	
SymbiYosys and Make	
Do not pass Go	
AutoFPGA	
Simulation	
Host Control	
Hardware	

erifying bus components always starts with a bus property file

- If you are struggling to know where to start, this is it
 - You can do a lot more, but this is often a good first start
- Here's my Wishbone slave property file
 - You should also find a copy in the exercise files
 - I have other bus property files as well
- Any core that passes this property check will obey the bus protocol
 - Core's that don't, might hang your design
 - Hung designs are hard to debug, and can lead to endless frustration

Don't get stuck: always start with the property file for your bus

G Property Files

Lesson Overview	Checking the memory bus interface
Project	 All we need to adjust is the address width of the checker
Formal Verification	
Memory	fwb_slave #(
Control	// Select the address width on
Throughput	// instantiation
SymbiYosys script	
SymbiYosys and	. AW (LGNA -2),
Do not pass Go	.F_LGDEPTH(F_LGDEPTH),
AutoFPGA	.F_MAX_STALL(1),
Simulation	.F_MAX_ACK_DELAY(2))
Host Control	fmem (i_clk, i_reset,
Hardware	i_mem_cyc, i_mem_stb, i_mem_we,
	i_mem_addr, i_mem_data, i_mem_sel,
	o mem ack o mem stall o mem data 1'b0
	<pre>imem_nreqs, imem_nacks, imem_outstanding);</pre>

Don't forget to check both bus interfaces!

~~~~

## G Property Files

| Lesson Overview                                                             | Bus property                                                        |
|-----------------------------------------------------------------------------|---------------------------------------------------------------------|
| Project<br>Formal Verification<br>▷ Property Files                          | <ul><li>One and o</li><li>Stalled red</li></ul>                     |
| Memory<br>Control                                                           | The don't ch                                                        |
| Throughput<br>SymbiYosys script<br>SymbiYosys and<br>Make<br>Do not pass Go | <ul> <li>Does the</li> <li>Returns the</li> <li>Does the</li> </ul> |
| AutoFPGA<br>Simulation                                                      | That leaves u                                                       |
| Host Control<br>Hardware                                                    |                                                                     |

Bus property files only check *bus properties*, like ...

One and only one acknowledgment per request
 Stalled requests actually stall, etc.

The don't check whether or not the core ...

- Does the "right thing" on any writes
- Returns the "right data" on any reads
- Does the "right thing" in the rest of the logic

hat leaves us with some other things to check

# **G**<sup>-</sup> Verifying memory

| Lesson Overview<br>Project<br>Formal Verification<br>Property Files<br>Memory | Verifying memory requires a different formal verification approach <ul> <li>We discussed this in the beginner's tutorial</li> </ul> 1. Pick an arbitrary address |
|-------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Control<br>Throughput<br>SymbiYosys script                                    | <pre>(* anyconst *) reg [LGNA-3:0] f_addr;</pre>                                                                                                                 |
| SymbiYosys and<br>Make                                                        | 2. And a value for that address                                                                                                                                  |
| Do not pass Go<br>AutoFPGA                                                    | <pre>reg [LGNA-3:0] f_data;</pre>                                                                                                                                |
| Simulation<br>Host Control                                                    | <pre>initial assume(f_data == mem[f_addr]);</pre>                                                                                                                |
| Hardware                                                                      |                                                                                                                                                                  |
# **Verifying memory**

| Lesson Overview                                                             | Ver            | rifying memory requires a                                                         |
|-----------------------------------------------------------------------------|----------------|-----------------------------------------------------------------------------------|
| Project<br>Formal Verification<br>Property Files<br>▷ Memory<br>Control     | 1.<br>2.<br>3. | Pick an arbitrary addres<br>And a value for that add<br>Update that value on ar   |
| Throughput<br>SymbiYosys script<br>SymbiYosys and<br>Make<br>Do not pass Go |                | <pre>always @(posedge i) if (i_stb &amp;&amp; i_we &amp;     f_data &lt;= ;</pre> |
| AutoFPGA<br>Simulation                                                      | 4.             | Assert that our sampled                                                           |
| Host Control<br>Hardware                                                    |                | always @(posedge i<br>assert(f_da                                                 |

different formal verification approach

- SS
- dress
  - ny bus write

```
_clk)
&& i_addr === f_addr)
i_data;
```

value matches actual memory

```
_clk)
ata == mem[f_addr]);
```

# G Verifying memory

```
Lesson Overview
Project
                          1.
Formal Verification
                          2.
Property Files
\triangleright Memory
                          3.
Control
                          4.
Throughput
SymbiYosys script
                          5.
SymbiYosys and
Make
Do not pass Go
AutoFPGA
Simulation
Host Control
Hardware
```

### Verifying memory requires a different formal verification approach

- . Pick an arbitrary address
- 2. And a value for that address
- 3. Update that value on any bus write
- 4. Assert that our sampled value matches actual memory
- 5. Assert that bus reads actually return the right answer

# **G**<sup>-</sup> Verifying memory

| Lesson Overview                       | Verifying |
|---------------------------------------|-----------|
| Project                               | 1. Pick   |
| Formal Verification<br>Property Files | 2. And    |
| ▷ Memory                              | 3. Upda   |
| Control<br>Throughput                 | 4. Asse   |
| SymbiYosys script<br>SymbiYosys and   | 5. Asse   |
| Make<br>Do not pass Go                | You'll ne |
| AutoFPGA                              | □ This •  |
| Simulation                            |           |
| Host Control                          |           |
| Hardware                              |           |

### erifying memory requires a different formal verification approach

- ... Pick an arbitrary address
- 2. And a value for that address
- 3. Update that value on any bus write
- 4. Assert that our sampled value matches actual memory
- 5. Assert that bus reads actually return the right answer

'ou'll need to adjust the write slightly to handle write strobes

This should be straightforward

# Verifying the Control Port

| Lesson Overview<br>Project                                                                                                                  | You should be able to come up with some properties to verify the control port                                                                                                                                                                    |
|---------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Formal Verification<br>Property Files<br>Memory<br>▷ Control<br>Throughput<br>SymbiYosys script<br>SymbiYosys and<br>Make<br>Do not pass Go | <ul> <li>Start with the bus property file, then</li> <li>Verify that if ever wrap is false, then memaddr doesn't wrap without stopping</li> <li>Pick an address. Verify the output sample is correct if that address is ever selected</li> </ul> |
| AutoFPGA<br>Simulation                                                                                                                      | <ul> <li>You'll need to follow the address through our pipeline</li> <li>From memory read to final output sample</li> </ul>                                                                                                                      |
| Host Control<br>Hardware                                                                                                                    | <ul> <li>Verify that the memory increments at speed units per clock</li> <li>This is trickier than it sounds–watch out for overflow!</li> </ul>                                                                                                  |

# **G**<sup>-</sup> Measuring Throughput

```
Lesson Overview
Project
                          Formal Verification
                          Property Files
Memory
Control
\triangleright Throughput
SymbiYosys script
SymbiYosys and
Make
Do not pass Go
AutoFPGA
Simulation
Host Control
Hardware
```

Measuring bus throughput is really easy using SymbiYosys

- We can use **cover**() for this purpose
- We just need to cover() some number of returns
  - Let's generate a trace showing four returns

Let's go ahead and try this.

# **G** SymbiYosys script

| Lesson Overview                                                       | Don't forget, to use <b>cover</b> () you'll want to use tasks                                                               |  |
|-----------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------|--|
| Project<br>Formal Verification<br>Property Files<br>Memory<br>Control | <ul> <li>Let's create tasks prf and cvr</li> <li>prf will run a normal proof</li> <li>cvr will run a cover check</li> </ul> |  |
| Throughput<br>SymbiYosys                                              | This should look just like we did it in the beginner's tutorial                                                             |  |
| SymbiYosys and<br>Make<br>Do not pass Go                              | [tasks]<br>prf<br>cvr                                                                                                       |  |
| AutoFPGA<br>Simulation<br>Host Control                                | [options]                                                                                                                   |  |
| Hardware                                                              | cvr: mode cover                                                                                                             |  |
|                                                                       | ### Rest continues as before                                                                                                |  |

 $\sqrt{\Lambda}$ 

# **G** SymbiYosys and Make

| Lesson Overview                                                                                                                                         | I really like using make with my SymbiYosys runs                                                   | V       |
|---------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------|---------|
| Project                                                                                                                                                 | The PASS file makes a good make target                                                             |         |
| Formal Verification<br>Property Files<br>Memory<br>Control<br>Throughput<br>SymbiYosys script<br>SymbiYosys and<br>▷ Make<br>Do not pass Go<br>AutoFPGA | <pre>RTL :=//rtl DEPS:= \$(RTL)/wavegen.v fwb_slave.v wavegen_prf/PASS: \$(DEPS) wavegen.sby</pre> |         |
| Simulation<br>Host Control                                                                                                                              | Now if ever our file ever changes, make will catch it                                              |         |
| Hardware                                                                                                                                                | <ul> <li>make can automatically rebuild proofs across a project</li> </ul>                         | t       |
|                                                                                                                                                         | <ul> <li>Can quickly let you know if something changed signif</li> </ul>                           | icantly |
|                                                                                                                                                         | <ul> <li>Only ever as good as the properties you write</li> </ul>                                  |         |

# G Do not pass Go

| Lesson Overview     |
|---------------------|
| Project             |
| Formal Verification |
| Property Files      |
| Memory              |
| Control             |
| Throughput          |
| SymbiYosys script   |
| SymbiYosys and      |
| Make                |
| ⊳ Do not pass Go    |
| AutoFPGA            |
| Simulation          |
| Host Control        |

Hardware

The next step is integrating this core into a bigger design

Do not proceed to integration until you know your core works!

Take whatever time you need get it your core to pass

- This applies especially to your bus interfaces
- Do what you can with the rest
- If you miss a bug later, then adjust your properties to catch it next time and come back here and re-do this step

Debugging only gets harder from here on out

# G

 $\mathcal{M}$ 

Lesson Overview

Project

Formal Verification

▷ AutoFPGA

Bus connection Memory Config Main insert

Register Address

CPU Header

Simulation

Simulation

**Control Registers** 

Running AutoFPGA

Simulation

Host Control

Hardware

## AutoFPGA

# **G**<sup>T</sup> Bus connection

| Lesson Overview                 |  |  |
|---------------------------------|--|--|
| Project                         |  |  |
| Formal Verification             |  |  |
| AutoFPGA                        |  |  |
| $\triangleright$ Bus connection |  |  |
| Memory Config                   |  |  |
| Main insert                     |  |  |
| Register Address                |  |  |
| CPU Header                      |  |  |
| Simulation                      |  |  |
| Simulation                      |  |  |
| Control Registers               |  |  |
| Running AutoFPGA                |  |  |
| Simulation                      |  |  |

Now that we have a core to play with, let's wire it up!

- As before, we can use AutoFPGA to connect this to the bus
   Only really one different/unique thing about this core
  - It has two bus interfaces
- $\hfill \ensuremath{\,^{\circ}}$  We'll handle this by telling AutoFPGA we have two cores
  - Using only one configuration file
  - We'll then reference the bus connections of the one from within the other

Host Control

Hardware

# G Memory Config

|                                        | iviemory Conf                                | Ig                                  |  |
|----------------------------------------|----------------------------------------------|-------------------------------------|--|
| Lesson Overview<br>Project             | We'll start with the memo<br>@PREFIX=wavegen | ory configuration                   |  |
| Formal Verification                    | @SLAVE.BUS=wb                                | Connect to bus named wb             |  |
| AutoFPGA<br>Bus connection             | @SLAVE.TYPE=DOUBLE<br>@MAIN.PORTLIST=        | Respond in one cycle<br>Output LEDs |  |
| Main insert<br>Register Address        | o_led                                        |                                     |  |
| CPU Header<br>Simulation<br>Simulation | @MAIN.IODECL= Decla                          | re our output                       |  |
| Control Registers<br>Running AutoFPGA  | output wire                                  | [7:0] o_led;                        |  |
| Simulation                             |                                              |                                     |  |
| Host Control                           |                                              |                                     |  |

Hardware

# G Memory Config

### Lesson Overview Project Formal Verification AutoFPGA Bus connection ▷ Memory Config Main insert **Register Address CPU Header** Simulation Simulation **Control Registers** Running AutoFPGA Simulation

Host Control

Hardware

We'll want to make the memory size adjustable

- AutoFPGA supports tags with integer values
- These start with @ @\$LGNADDR=4  $2^4$  or 16 words

We can then use this value to calculate the number of bus words this core supports

@\$NADDR=(1<<@\$(LGNADDR)) Num bus words</pre>

- Note that the initial @\$ is critical
- It keeps this value from being interpreted as a string

```
The next step is to insert this core into our main design
Lesson Overview
                 MAIN.INSERT= This will be copied into main.v
Project
Formal Verification
                wavegen \#(.LGNA(@$(LGNADDR)+2))
AutoFPGA
                @$(PREFIX)i(i_clk, i_reset,
Bus connection
Memory Config
▷ Main insert
                           // The port list for the memory port
Register Address
                           @$(SLAVE.PORTLIST),
CPU Header
Simulation
Simulation
                           // Grab the port list for the control port
Control Registers
                           @$(wavectrl.SLAVE.PORTLIST),
Running AutoFPGA
Simulation
                           // Our 8-bit output, headed to the LEDs
Host Control
                           o_led);
Hardware
```

Let's step through this

| Lesson Overview     | Tł |
|---------------------|----|
| Project             | _  |
| Formal Verification |    |
|                     |    |
| Bus connection      |    |
| Memory Config       |    |
| ⊳ Main insert       |    |
| Register Address    |    |
| CPU Header          | _  |
| Simulation          |    |
| Simulation          |    |
| Control Registers   |    |
| Running AutoFPGA    |    |
| Simulation          | wa |
| Host Control        | // |
| Hardware            |    |

The next step is to insert this core into our main design

- The core has an LGNA parameter determining memory size
- The bus also needs to know this memory size
- Software accessing this core also needs to know this memory size
- We defined this size using @\$LGNADDR above
- We can now reference it as @\$(LGNADDR)
- AutoFPGA will substitute this with our calculated value

```
wavegen #(.LGNA(@$(LGNADDR)+2))
```

| Lesson Overview<br><u>Project</u><br>Formal Verification<br><u>AutoFPGA</u><br>Bus connection<br>Memory Config<br>▷ Main insert<br>Register Address<br>CPU Header<br>Simulation<br>Simulation<br>Control Registers<br>Running AutoFPGA | <ul> <li>The next step is to insert this core into our main design</li> <li>We need to give our core a name</li> <li>I often use @\$(PREFIX)i for this</li> <li>In this case, that expands to wavegeni</li> <li>Software accessing this core also needs to know this memory size</li> <li>We defined this size using @\$LGNADDR above</li> <li>We can now reference it as @\$(LGNADDR)</li> <li>AutoFPGA will substitute this with our calculated value</li> </ul> |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Simulation<br>Host Control<br>Hardware                                                                                                                                                                                                 | <pre>wavegen #(.LGNA(@\$(LGNADDR)+2)) @\$(PREFIX)i(i_clk, i_reset),</pre>                                                                                                                                                                                                                                                                                                                                                                                          |

| Lesson Overview     |
|---------------------|
| Project             |
| Formal Verification |
| AutoFPGA            |
| Bus connection      |
| Memory Config       |
| ▷ Main insert       |
| Register Address    |
| CPU Header          |
| Simulation          |
| Simulation          |
| Control Registers   |
| Running AutoFPGA    |
| Simulation          |
| Host Control        |
| Hardware            |

The next step is to insert this core into our main design

- Connecting to a bus involves a lot of port connections
   AutoFPGA provides @\$(SLAVE.PORTLIST) to make this easier
  - This automatically adjusts for the right address width
  - It does require positional argument assignment
  - Your code needs to match
  - AutoFPGA also defines @\$(SLAVE.ANSIPORTLIST) if you want to use named ports instead
    - These names can be parameterized to match your design
    - All defined bus connections are still required

@\$(SLAVE.PORTLIST),

| Lesson Overview     |   | ΤI | ne     |
|---------------------|---|----|--------|
| Project             |   |    | ١      |
| Formal Verification |   |    | ,<br>۱ |
| AutoFPGA            |   |    | ١      |
| Bus connection      |   |    | V      |
| Memory Config       |   |    | ١      |
| ⊳ Main insert       |   |    |        |
| Register Address    |   |    |        |
| CPU Header          |   |    |        |
| Simulation          |   |    |        |
| Simulation          |   |    |        |
| Control Registers   |   |    | -      |
| Running AutoFPGA    | _ |    |        |
| Simulation          |   |    |        |
| Host Control        |   |    |        |
| Hardware            |   | ΤI | ne     |
|                     |   |    |        |
|                     |   |    |        |

The next step is to insert this core into our main design

- What about our other bus connection?
- We'll define the control interface with a @PREFIX of wavectrl
- $\hdots$   $\hdots$  We can reference it from within this core's set up
  - Tags not defined in the current context are searched for in the next context up
    - That's where we'll find wavectrl.SLAVE.PORTLIST

@\$(wavectrl.SLAVE.PORTLIST),

The last piece, o\_led are just the LED driving wires

o\_led);

This all gets copied into main.v

### **Register Address**

Host Control

Hardware

| Lesson Overview                                                             | We'll also want to know the ultimate a                                                                                          | ddress of our core                                                               |  |
|-----------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------|--|
| Project                                                                     | This is determined by AutoFPGA                                                                                                  |                                                                                  |  |
| AutoFPGA<br>Bus connection<br>Memory Config                                 | <ul> <li>It's used internally to configure the interconnect</li> <li>We also want this value in several output files</li> </ul> |                                                                                  |  |
| Main insert<br>▷ Register Address<br>CPU Header<br>Simulation<br>Simulation | <pre>@REGS.N=1 @REGS.0=0 R_WAVEFORM WAVEFORM @REGDEFS.H.INSERT=</pre>                                                           | One named address<br>Defines names in regdefs.*<br>Put the length into regdefs.h |  |
| Control Registers<br>Running AutoFPGA<br>Simulation                         | // Size of our waveform memor<br>#define WAVELEN (1<<@(LGNADD)                                                                  | <i>ry</i><br>R))                                                                 |  |

 $\sqrt{\Lambda}$ 

# G CPU Header

| Lesson Overview                                                                              | We'll also want to k                                                                                                  |
|----------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------|
| Project<br>Formal Verification<br>AutoFPGA<br>Bus connection<br>Memory Config<br>Main insert | <ul> <li>We might want a CPU</li> <li>The following wil @BDEF.OSVAL=</li> </ul>                                       |
| Register Address<br>CPU Header<br>Simulation<br>Simulation                                   | <pre>static volat = (()</pre>                                                                                         |
| Control Registers<br>Running AutoFPGA<br>Simulation<br>Host Control<br>Hardware              | <ul> <li>@\$REGBASE is the</li> <li>The [0x%08x] no</li> <li>be formatted: Eig</li> <li>It follows the C/0</li> </ul> |

We'll also want to know the ultimate address of our core

- We might want also to know this address within a soft-core CPU
- The following will be copied into a board.h file
   @BDEF.OSVAL= Define our memory's base address

static volatile unsigned \*const @\$(PREFIX)
= ((unsigned \*)@\$[0x%08x](REGBASE));

@\$REGBASE is the base address of this component The  $[0\times\%08x]$  notation just specifies how this address is to be formatted: Eight hex digits following a 0x prefix It follows the C/C++ printf conventions

# **G** Simulation

|                                                                                                                                                   | Simulation                                                                                                                                                                                                                |  |  |
|---------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|
| Lesson Overview<br>Project<br>Formal Verification<br>AutoFPGA<br>Bus connection<br>Memory Config<br>Main insert<br>Register Address<br>CPU Header | Let's create a simple simulation script to printf () any time our<br>output changes<br>@SIM.CLOCK=clk Define the relevant clock<br>@SIM.DEFNS= Define a local C++ variable<br>int m_last_led;<br>@SIM.INIT= Initialize it |  |  |
| Simulation<br>Control Registers                                                                                                                   | $m_last_led = 0;$                                                                                                                                                                                                         |  |  |
| Running AutoFPGA<br>Simulation<br>Host Control<br>Hardware                                                                                        |                                                                                                                                                                                                                           |  |  |

# **G** Simulation

| Lesson Overview<br>Project                                                                                                                      | Let's create a simple simulation script to <b>printf</b> () any time our output changes                                                                                                                              |
|-------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Formal Verification<br>AutoFPGA<br>Bus connection<br>Memory Config<br>Main insert<br>Register Address<br>CPU Header<br>Simulation               | <ul> <li>Now, what shall we do on every clock tick?</li> <li>That's provided by the @SIM.TICK tag</li> <li>The field gets copied into our main_tb.cpp file</li> <li>@SIM.TICK= Do this on each clock tick</li> </ul> |
| <ul> <li>Simulation</li> <li>Control Registers</li> <li>Running AutoFPGA</li> <li>Simulation</li> <li>Host Control</li> <li>Hardware</li> </ul> | <pre>if (m_core-&gt;o_led != m_last_led) {     m_last_led = m_core-&gt;o_led;     printf("LED_output:_0%02\n",</pre>                                                                                                 |

# **G** Control Registers

| Lesson Overview                                                                                                                                                                                                                      | We still need to define our control interface and registers                                                                                                                                                                                                                                                                                                                                                                                                                                      |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Project<br>Formal Verification<br>AutoFPGA<br>Bus connection<br>Memory Config<br>Main insert<br>Register Address<br>CPU Header<br>Simulation<br>Simulation<br>Simulation<br>Control<br>▷ Registers<br>Running AutoFPGA<br>Simulation | <ul> <li>For this, we'll place a second @PREFIX tag in the config file<br/>@PREFIX=wavectrl Define a second bus interface<br/>@NADDR=4 With four registers</li> <li>@SLAVE.BUS=wb Connecting to wb bus<br/>@SLAVE.TYPE=DOUBLE Taking one clock<br/>@REGS.N=3 Having three named registers</li> <li>Now, let's define our three registers<br/>REGS.0=0 R_WAVECTRL WAVECTRL Control register<br/>REGS.1=1 R_WAVEADDR WAVEADDR Current address<br/>REGS.2=2 R_WAVEFREQ WAVEFREQ Step reg</li> </ul> |
| Host Control<br>Hardware                                                                                                                                                                                                             | Remember, we covered the REGS.# format in the last lesson                                                                                                                                                                                                                                                                                                                                                                                                                                        |

 $\sqrt{\Lambda}$ 

# G Running AutoFPGA

#### Lesson Overview Project Formal Verification AutoFPGA Bus connection Memory Config Main insert **Register Address CPU Header** Simulation Simulation **Control Registers** Running ▷ AutoFPGA Simulation Host Control

Hardware

Now, when you run AutoFPGA, you'll get ...

main.v containing bus connection logic, crossbar references, etc.

main\_tb.cpp containing your component's simulation logic regdefs.h defining C++ names for your registers

- We chose to prefix all of these with  $R_{-}$
- These are turned into #define statements, assigning the associated name with its address
- regdefs.cpp defining a name to be used with wbregs board.h defining your registers

# G

 $\mathcal{M}$ 

Lesson Overview

Project

Formal Verification

AutoFPGA

 $\triangleright$  Simulation

Simulation

Test Sequence

Test Sequence

Sim Control

Caution!

Host Control

Hardware

## Simulation

# Simulation

| Lesson Overview     | A | wa     |
|---------------------|---|--------|
| Project             | П | N      |
| Formal Verification |   |        |
|                     |   | Y      |
| AutoFPGA            | _ | $\cap$ |
| Simulation          |   | U      |
| ▷ Simulation        |   | 1      |
| Test Sequence       |   | Т.     |
| Test Sequence       |   |        |
| Sim Control         |   |        |
| Caution!            |   | -      |
| Host Control        |   | 2.     |
| Hardware            |   |        |

ys test your designs in simulation before hardware

- lost of the simulation files are already built for you ou'll still need to compile them
- nce done,
  - Run main\_tb in one window
    - You can use -d to create a VCD trace as well
  - Use wbregs to interact with your design
    - It should recognize the names WAVECTRL, WAVEADDR, WAVEFREQ, and WAVEFORM

# **G**<sup>T</sup> Test Sequence

| Lesson Overview     | Try creating a test sequence for your simulation   |                 |               |                                       |
|---------------------|----------------------------------------------------|-----------------|---------------|---------------------------------------|
| Project             | We have 16 slots to play with                      |                 |               |                                       |
| Formal Verification | <ul> <li>How about blinking three times</li> </ul> |                 |               |                                       |
| AutoFPGA            |                                                    |                 |               |                                       |
| Simulation          | • While scrolling an LED back and forth?           |                 |               |                                       |
| Simulation          | Hint: You'll need to look up the WAVEFORM address  |                 |               |                                       |
| ✓ Test Sequence     | Assuming                                           | the wa          | veform        | $a$ address is $0 \times 0/100$       |
| Sim Control         |                                                    |                 | VEIOIIII      |                                       |
| Caution!            | wbregs                                             | 0x400           | $0 \ge 11$    | # Turn LED[0] on                      |
| Host Control        | wbregs                                             | 0x404           | $0 \ge 10$    | # LED[0] off                          |
| Hardware            | wbregs                                             | 0x408           | $0 \times 21$ | # LED[0] on                           |
|                     | wbregs                                             | 0x40c           | 0x20          | # LED[0] off                          |
|                     | wbregs                                             | $0 \times 410$  | $0 \ge 41$    | # LED[0] on                           |
|                     | wbregs                                             | $0 \times 414$  | $0 \ge 40$    | # LED[0] now stays off                |
|                     | wbregs                                             | 0x418           | 0x80          | <pre># LEDs[7:4] keep scrolling</pre> |
|                     | wbregs                                             | $0 \times 41 c$ | 0x80          |                                       |
|                     | wbregs                                             | 0x420           | $0 \ge 40$    |                                       |
|                     | ## etc.                                            | 9               |               |                                       |

 $\mathcal{M}$ 

# GT Test Sequence

```
Try creating a test sequence for your simulation
Lesson Overview
Project
                    We have 16 slots to play with
                 Formal Verification
                     How about blinking three times, ....
                 AutoFPGA
                     While scrolling an LED back and forth?
                 Simulation
                     Hint: You'll need to look up the WAVEFORM address
                 Simulation
Test Sequence
                 Assuming the waveform address is 0x0400
▷ Test Sequence
Sim Control
Caution!
                 wbregs 0x400 0x11 # Turn LED[0] on
Host Control
                 ## . . .
Hardware
                 Did it work?
```

- □ If not, why not?
- Remember: I've been known to leave bugs behind for you to find and fix

# G Sim Control

Lesson Overview

Project

Formal Verification

AutoFPGA

Simulation

Simulation

Test Sequence

Test Sequence

▷ Sim Control

Caution!

Host Control

Hardware

wbregs WAVECTRL 2 # Turn off, reset address wbregs WAVEFREQ 0x10c70 # Some random frequency wbregs WAVEFREQ 1 # Start it "playing"

### Remember,

Now let's make that sequence blink

You can increase WAVEFREQ to make the sequence go faster
 Or decrease WAVEFREQ to make it go slower

# G Caution!

Lesson Overview

Project

Formal Verification

AutoFPGA

Simulation

Simulation

Test Sequence

Test Sequence

Sim Control

▷ Caution!

Host Control

Hardware

One warning:

- If you are generating a VCD file
- It can get very big quickly
- Kill the simulation with a Ctrl-C before it gets too big

Have fun!

# G

 $\mathcal{M}$ 

Lesson Overview

Project

Formal Verification

AutoFPGA

Simulation

 $\triangleright$  Host Control

Host control

LED blinks

LED blinks

Audio

Sim Challenges

Common Problems

Hardware

### Host Control

# G Host control

| Lesson Overview<br>Project<br>Formal Verification | You should be able to generate a $C++$ file to control this sequence<br>$\square$ Make the LED's blink 1-8 times based on a $C++$ program |
|---------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------|
| AutoFPGA                                          | - Start with throws as an example to work from                                                                                            |
| Simulation                                        | Start with woregs as an example to work from                                                                                              |
| Host Control                                      |                                                                                                                                           |
| ▷ Host control                                    |                                                                                                                                           |
| LED blinks                                        |                                                                                                                                           |
| LED blinks                                        |                                                                                                                                           |
| Audio                                             |                                                                                                                                           |
| Sim Challenges                                    |                                                                                                                                           |
| Common Problems                                   |                                                                                                                                           |
| Hardware                                          |                                                                                                                                           |
|                                                   |                                                                                                                                           |

# G LED blinks

Lesson Overview

Project

Formal Verification

AutoFPGA

Simulation

Host Control

Host control

 $\triangleright$  LED blinks

LED blinks

Audio

Sim Challenges

Common Problems

Hardware

Here's an example control program snippet

# G LED blinks

```
Lesson Overview
Project
                         Formal Verification
                         AutoFPGA
                               class
Simulation
                               public :
Host Control
Host control
LED blinks
\triangleright LED blinks
Audio
Sim Challenges
Common Problems
Hardware
```

Sometimes you can go faster by writing all of the values at once

Really depends upon the debugging bus implementation
 Ours defines a writei() method we can use

```
class DEVBUS {
    ublic:
        typedef uint32 BUSW;
        // ...
        virtual void writei(
            const BUSW address,
            const int len,
            const BUSW *buf) = 0;
```

 If you don't tell the debugging bus that you want to send a lot of data then it can't optimize the transfer

How would our C++ software change if we used writei()?

# GT LED blinks

| Lesson Overview<br>Project | Here's an example C++ program to transfer our data using writei () |
|----------------------------|--------------------------------------------------------------------|
| Formal Verification        | int + hl[16].                                                      |
| AutoFPGA                   |                                                                    |
| Simulation                 | for (int $k=0$ : $k < WAVELEN$ : $k++$ )                           |
| Host Control               | $+\mathbf{b}[\mathbf{k}] = 0.$                                     |
| Host control               | LDI[K] = 0;                                                        |
| LED blinks                 |                                                                    |
| ▷ LED blinks               | for (int $k=0$ · $k < blinks & k < W/AV/FLEN/2 · k++)$             |
| Audio                      |                                                                    |
| Sim Challenges             | $\mathbf{tbl}[\mathbf{k} * 8] = 1;$                                |
| Common Problems            |                                                                    |
| Hardware                   | <pre>m_fpga-&gt;writei(R_WAVEFORM, WAVELEN, tbl);</pre>            |
|                            |                                                                    |

That's cool, but might we do some better?

Can you make your LED blink 17 times with a 16-long memory?

Not fun enough. Let's do even more.

# G Audio

Lesson Overview

Project

Formal Verification

AutoFPGA

Simulation

Host Control

Host control

LED blinks

LED blinks

⊳ Audio

Sim Challenges

Common Problems

Hardware

We could easily ...

- Adjust our wavelength size to 1024 or more values
- Rename o\_led to something more appropriate for audio, like o\_sample
- Create a sinewave table

### char sbuf[WAVELEN\*4];

# G Audio

Lesson Overview

Project

Formal Verification

AutoFPGA

Simulation

Host Control

Host control

LED blinks

LED blinks

 $\triangleright$  Audio

Sim Challenges

Common Problems

Hardware

If the table holds one wavelength, ...

 $\hfill \ensuremath{\,\,^{\circ}}$  Pitch follows from <code>WAVEFREQ</code> and your system clock rate,  $f_{\rm SYS}$  Hz

$$f = \frac{\text{WAVEFREQ}}{2^{32}} f_{\text{sys}}$$

That gives us a formula for WAVEFREQ

$$\text{WAVEFREQ} = \frac{f_{\text{desired}}}{f_{\text{sys}}} 2^{32}$$

Note that the pitches are evenly spaced in WAVEFREQ
 That gives WAVEFREQ units of frequency-just not Hz
# G Audio

| Lesson | Overview |
|--------|----------|
|        |          |

Project

Formal Verification

AutoFPGA

Simulation

Host Control

Host control

LED blinks

LED blinks

 $\triangleright$  Audio

Sim Challenges

Common Problems

Hardware

Here are some pitches you might be interested in

| Musical note | Frequency (Hz) | WAVEFREQ |
|--------------|----------------|----------|
| Middle C     | 261.6256       | 0x002be5 |
| D            | 293.6648       | 0×003145 |
| E            | 329.6276       | 0×00374d |
| F            | 349.2282       | 0×003a97 |
| G            | 391.9954       | 0×0041c4 |
| А            | 440.0000       | 0×0049d2 |
| В            | 493.8833       | 0x0052dc |
|              | 1              | 1        |

 $\hfill\square$  The WAVEFREQ value was calculated assuming an  $f_{\rm SYS}$  frequency of 100 MHz

You can find more pitches on Wikipedia

# **G** Sim Challenges

#### Lesson Overview Project Formal Verification AutoFPGA Simulation Host Control Host control LED blinks LED blinks Audio ▷ Sim Challenges Common Problems Hardware

Yes, you can simulate this audio design

- How will you know if you got the pitch right?
- How big does the VCD file need to be to guarantee you achieved 440 cycles in one second?

It might make more sense to just check a couple pitches

- Consider only checking two cycles of any wavelength
- You might also check against pitches above audio range
- These will be easier to verify in simulation

For example: Try adjusting WAVEFREQ to double the frequency

- Did it double as expected?

We really need to move to hardware though.

## G Common Problems

| Lesson Overview                                                   | Many students struggle with assignments like this $``V$                                                                                                               |
|-------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Project<br>Formal Verification<br>AutoFPGA                        | <ul> <li>Sending a file of data to an FPGA's memory is a common<br/>problem</li> </ul>                                                                                |
| Simulation                                                        | <ul> <li>Where to start?</li> </ul>                                                                                                                                   |
| Host Control<br>Host control<br>LED blinks<br>LED blinks<br>Audio | <ul> <li>Students will often start by attaching an on-board CPU</li> <li>When they run the design, it doesn't work</li> <li>They then have no idea why not</li> </ul> |
| Sim Challenges<br>Common<br>▷ Problems<br>Hardware                | <ul> <li>Was the CPU at fault?</li> <li>How to get the CPU instructions into memory?</li> <li>Was the software broken?</li> </ul>                                     |

How would you ever debug this?

We're using a different approach entirely

## **G** Common Problems

| Project<br>Formal Verification<br>AutoFPGA<br>Simulation<br>Host Control<br>Host control<br>LED blinks<br>LED blinks<br>Audio<br>Sim Challenges<br>Common |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
| Formal Verification<br>AutoFPGA<br>Simulation<br>Host Control<br>Host control<br>LED blinks<br>LED blinks<br>Audio<br>Sim Challenges<br>Common            |
| AutoFPGA<br>Simulation<br>Host Control<br>Host control<br>LED blinks<br>LED blinks<br>Audio<br>Sim Challenges<br>Common                                   |
| Simulation<br>Host Control<br>Host control<br>LED blinks<br>LED blinks<br>Audio<br>Sim Challenges<br>Common                                               |
| Host Control<br>Host control<br>LED blinks<br>LED blinks<br>Audio<br>Sim Challenges<br>Common                                                             |
| Host control<br>LED blinks<br>LED blinks<br>Audio<br>Sim Challenges<br>Common                                                                             |
| LED blinks<br>LED blinks<br>Audio<br>Sim Challenges<br>Common                                                                                             |
| LED blinks<br>Audio<br>Sim Challenges<br>Common                                                                                                           |
| Audio<br>Sim Challenges<br>Common                                                                                                                         |
| Sim Challenges<br>Common                                                                                                                                  |
| Common                                                                                                                                                    |
|                                                                                                                                                           |
| Problems                                                                                                                                                  |

Hardware

This approach is unique:

- You can simulate it entirely without a proprietary tool chain
  - Because everything is open
  - You can debug any failing part
  - You can trace the failure through parts not your own if necessary
- This simulation includes sending data to the design
  - This file can be arbitrary
  - Want to send your favorite song?
  - You'll be limited by the size of the RAM on your hardware
- And then verifying that the design properly works with the information we've sent it
  - You did get it to work, right?

## G

 $\mathcal{M}$ 

Lesson Overview

Project

Formal Verification

AutoFPGA

Simulation

Host Control

 $\triangleright$  Hardware

Build it!

Upgrades

FM Transmitter

FM Transmitter

### Hardware

# G Build it!

| You sl |                                                    |
|--------|----------------------------------------------------|
|        | Mo<br>Ca<br>rov                                    |
|        | Ca<br>W                                            |
|        | еха<br>—                                           |
|        | <ul><li>Yc</li><li>□</li><li>□</li><li>□</li></ul> |

ou should be able to make your LED(s) blink in any sequence

- Modify the demo design for the number of LEDs you have Can you make the LED blink once, twice, four times in a row?
- Can you make it blink faster or slower?
- What frequency "speed" will cause your LED to blink at exactly 1Hz?
  - Can you make your LED blink at 2Hz using the same WAVEFREQ value?

# **G** Upgrades

Lesson Overview
Project
Formal Verification
AutoFPGA
Simulation
Host Control
Hardware
Build it!
▷ Upgrades
FM Transmitter
FM Transmitter

- Our demo doesn't use the select lines
  - How would you modify it to use the select lines?
- Can you modify this to create an audio waveform?
  - A tone? Game sounds? Different instruments?
  - How about arbitrary waveforms: Speech, or music?
  - A SONAR pulse? (A tone with a duty cycle)
- Can you modify this to "transmit" on FM?
  - Perhaps this project will inspire you
  - More outputs "transmitting" will increase the signal strength
  - Longer wires from FPGA to output will help to match the "antenna" for better performance

## **G** FM Transmitter

```
I mentioned you could make an (unintentional) FM transmitter
Lesson Overview
Project
               reg [31:0] nco_phase, nco_step;
Formal Verification
AutoFPGA
               // Set this according to the FM frequency
Simulation
               // you want to transmit on
Host Control
               always @(posedge i_clk)
Hardware
                         nco_step = ?;
Build it!
Upgrades
▷ FM Transmitter
               always @(posedge i_clk)
FM Transmitter
                    nco_phase <= nco_phase + nco_step</pre>
                         // Sign extend and scale our sample
                         + \{(8) \{ sample [7] \}, sample, 16'h0 \};
               always @(posedge i_clk)
                         o_fm \ll nco_step[31];
```

Now send o\_fm to an antenna

## **G** FM Transmitter

 Lesson Overview
 Ime

 Project
 □

 Formal Verification
 □

 AutoFPGA
 □

 Simulation
 □

 Host Control
 □

 Hardware
 □

 Build it!
 Upgrades

 FM Transmitter
 □

 ► FM Transmitter

I mentioned you could make an (unintentional) FM transmitter

I need an antenna?

- For "best performance", yes
- I was able to get it to transmit short distances with only unconnected FPGA outputs
- For greater distance, I used all of my FPGAs outputs
  - This got me to 12-18 inches or so
  - ▷ My board was only a half inch wide.
  - A bigger board, with longer I/O traces should've been better "matched" to the half wavelength of the frequency I was working at (about a meter)
- Feel free to check out this example for more information