

#### 3. Tone Generation

Gisselquist Technology, LLC

Daniel E. Gisselquist, Ph.D.



#### **G** Lesson Overview

 $\triangleright$  Lesson Overview

Tone Generator

Debugging

AutoFPGA

Formal Verification

Simulation

Hardware

Objective: Building a basic memory mapped peripheral

- Build a register controlled bus slave
  - With multiple simple registers per slave
- Output an audio sine wave

Hardware:

- Do build this project in hardware, you will need ...
- A 1-bit audio amplifier
- An FPGA board with serial port control
  - We'll build off of the AutoFPGA demo from last time

#### **G** Work in Progress

▷ Lesson Overview

Tone Generator

Debugging

AutoFPGA

Formal Verification

Simulation

Hardware

This lesson is currently a work in progress.



It will remain so until ...

- I've added illustrations, and example course material
- I've built the design myself

#### G

 $\mathcal{M}$ 

Lesson Overview

▷ Tone Generator Audio Pipeline **Clock Enables** Enable Generation Frequency Step Table Size Sinewave Generation Magnitude Bitwidth DSP Rules Lag Output 1'bit PWM PDM Delta-Sigma Debugging AutoFPGA Formal Verification Simulation

Hardware

#### **Tone Generator**

#### **Audio Pipeline**

Lesson Overview	Sound processing typically takes place at 200kHz or less
Tone Generator > Audio Pipeline	<ul> <li>Most FPGAs run at 20MHz or more</li> </ul>
Clock Enables Enable Generation	<ul> <li>I typically run at 100Mhz</li> </ul>
Frequency Step Table Size	<ul> <li>We'll need to slow our logic down to process sound</li> </ul>
Magnitude Bitwidth	Sound timing is often determined by a sample clock
DSP Rules Lag Output	<ul> <li>This can come from an external source, asynchronous to our system clock</li> </ul>
1'bit PWM	<ul> <li>We'll be at the beginning of the sound processing chain, so</li> </ul>
PDM Delta-Sigma	<ul> <li>We can generate our own sample clock</li> <li>We'll use 48kHz</li> </ul>
<u>Debugging</u> AutoFPGA	The rule: Logic only stops forward once every 1/18kHz
Formal Verification	The rule. Logic only steps forward once every 1/40kmz
Simulation	
Hardware	

#### G Clock Enables

```
Lesson Overview
Tone Generator
                          Audio Pipeline
\triangleright Clock Enables
Enable Generation
Frequency Step
Table Size
Sinewave Generation
Magnitude
Bitwidth
DSP Rules
Lag
                                else
Output
1'bit
PWM
PDM
Delta-Sigma
Debugging
AutoFPGA
Formal Verification
Simulation
Hardware
```

The rule: Nothing moves forward except on a clock enable

Let's let audio\_ce be our audio clock enable signal

#### G Clock Enables

Lesson Overview	
Tone Generator	
Audio Pipeline	
▷ Clock Enables	
Enable Generation	
Frequency Step	
Table Size	
Sinewave Generation	
Magnitude	
Bitwidth	
DSP Rules	
Lag	
Output	
1'bit	
PWM	
PDM	
Delta-Sigma	
Debugging	
AutoFPGA	
Formal Verification	
Simulation	

Hardware

The rule: Nothing moves forward except on a clock enable

- You may eventually come across operations that take more work than can be done in one sample clock
  - You can then violate this rule
    - ▷ Examples: this FFT, or some filters
  - Do so with care: your core will then become dependent on the clock periods between sample clocks
  - This has consequences when it comes to reuse
- Our work today will (mostly) follow this rule

#### **G** Enable Generation

```
Lesson Overview
Tone Generator
Audio Pipeline
Clock Enables
                         Enable
▷ Generation
Frequency Step
Table Size
Sinewave Generation
Magnitude
Bitwidth
DSP Rules
Lag
Output
1'bit
PWM
PDM
Delta-Sigma
Debugging
AutoFPGA
Formal Verification
Simulation
```

Hardware

We'll need to generate a clock enable

Much like we did for the 1PPS in the beginner's tutorial
 We'll use a fractional clock divider for accuracy

#### **G** Enable Generation

Lesson Overview

**Tone Generator** Audio Pipeline Clock Enables Enable ▷ Generation **Frequency Step** Table Size Sinewave Generation Magnitude Bitwidth DSP Rules Lag Output 1'bit **PWM** PDM Delta-Sigma

Debugging

AutoFPGA

Formal Verification

Simulation

Hardware

In case this looks unfamiliar

parameter real SAMPLE\_RATE\_HZ = 48.0e3; // 48 kHzparameter [31:0] CLOCK\_STEP = SAMPLE\_RATE\_HZ \* 4.0 \* (1 << 30)\*  $1.0 / CLOCK_RATE_HZ$ ;

We want to calculate  $2^{32} \frac{\text{SAMPLE}_{RATE}_{HZ}}{\text{CLOCK}_{RATE}_{HZ}}$ 

By itself, 1<<32 will overflow any 32-bit integer</li>

1<<31 is the maximum unsigned negative integer</p>

- Not what we want

Multiplying by 4.0 converts 1<<30 to a real number

- Specifically, it converts it to  $2^{32}$ 

#### **G** Enable Generation

#### Lesson Overview **Tone Generator** Audio Pipeline Clock Enables Enable ▷ Generation **Frequency Step** Table Size Sinewave Generation Magnitude Bitwidth DSP Rules Lag Output 1'bit **PWM** PDM Delta-Sigma Debugging AutoFPGA Formal Verification

Simulation

Hardware

We'll need to generate a clock enable

- Density Much like we did for the 1PPS in the beginner's tutorial
- We'll use a fractional clock divider for accuracy
  - 32'bits will achieve 25mHz precision (that's *milli*-Hz)
  - Con: Phase noise
- Integer clock dividers may work as well
  - Con: Fewer potential frequency choices
    - Just how many clocks per enable would generate a 48kHz enable from a 100MHz system clock?
    - ▶ How about a 50MHz system clock? 25MHz?

### **G**<sup>T</sup> Tone generation

Lesson Overview	Imagine a big sinewave lookup table	VV
Tone GeneratorAudio PipelineClock Enables Enable▷ GenerationFrequency StepTable SizeSinewave GenerationMagnitudeBitwidthDSP RulesLag	<ul> <li>2<sup>N</sup> entries</li> <li>Let's assume for now that N → ∞         <ol> <li>i.e. N is <i>really</i> big</li> <li>Where 2<sup>N</sup> entries captures one wavelength in the table</li> <li>If we knew the phase of our sinewave</li> <li>We could look up the sine from the table</li> </ol> </li> </ul>	
Output 1'bit PWM PDM Delta-Sigma	<pre>always @(posedge i_clk) if (audio_ce)     sin &lt;= sintable[phase];</pre>	
Debugging AutoFPGA Formal Verification	We could then adjust our phase to generate a tone	
Simulation Hardware		

 $\sqrt{\sqrt{2}}$ 

# G Phase

Lesson Overview

Tone Generator Audio Pipeline **Clock Enables** Enable ▷ Generation **Frequency Step** Table Size Sinewave Generation Magnitude Bitwidth DSP Rules Lag Output 1'bit **PWM** PDM Delta-Sigma Debugging AutoFPGA Formal Verification Simulation

Hardware

From one sample to the next, the phase would step forwards

```
always @(posedge i_clk)
if (audio_ce)
    phase <= phase + r_frequency_step;</pre>
```

phase will automatically wrap at the end of one wavelength
 Checking for rollover at 360 degrees or 2π radians
 is no longer required

How should we set  $r_frequency_step?$ 

Lesson Overview

Tone Generator Audio Pipeline **Clock Enables Enable Generation** ▷ Frequency Step Table Size Sinewave Generation Magnitude Bitwidth DSP Rules Lag Output 1'bit **PWM** PDM Delta-Sigma Debugging AutoFPGA

Formal Verification

Simulation

Hardware

If r\_frequency\_step =  $\frac{1}{2}2^N$ 

- Two steps will span the whole table before wrapping
- □ Can create outputs 1, -1, 1, -1, 1, -1

WORK IN PROGRESS COMING SOON!

This will generate a tone at the 1/2 our sample rate This is also called the Nyquist frequency

Lesson Overview

**Tone Generator** Audio Pipeline **Clock Enables Enable Generation** ▷ Frequency Step Table Size Sinewave Generation Magnitude Bitwidth DSP Rules Lag Output 1'bit **PWM** PDM Delta-Sigma Debugging AutoFPGA Formal Verification

Simulation

Hardware

If r\_frequency\_step =  $\frac{1}{2}2^N$ 

Two steps will span the whole table before wrapping

(or possibly 0,0,0,0 - see a DSP text)

This will generate a tone at the 1/2 our sample rate This is also called the Nyquist frequency

Lesson Overview

Tone Generator Audio Pipeline **Clock Enables Enable Generation** ▷ Frequency Step Table Size Sinewave Generation Magnitude Bitwidth DSP Rules Lag Output 1'bit **PWM** PDM Delta-Sigma Debugging AutoFPGA

Formal Verification

Simulation

Hardware

- If r\_frequency\_step =  $\frac{1}{4}2^N$
- Four steps will span the whole table before wrapping
- Each step will advance a quarter of the way through the table
- $\square$  Will create outputs 0, 1, 0, -1, 0, 1, 0, -1, 0, 1, 0, -1
  - This will generate a tone at the 1/4 our sample rate

# WORK IN PROGRESS COMING SOON!

Lesson Overview

**Tone Generator** Audio Pipeline **Clock Enables Enable Generation** ▷ Frequency Step Table Size Sinewave Generation Magnitude Bitwidth DSP Rules Lag Output 1'bit **PWM** PDM Delta-Sigma Debugging AutoFPGA Formal Verification

Simulation

Hardware

If r\_frequency\_step =  $\frac{1}{8}2^N$ 

- Eight steps will span the whole table before wrapping Each step will advance one eigth of the way through the table Will create outputs 0,  $\frac{\sqrt{2}}{2}$ , 1,  $\frac{\sqrt{2}}{2}$ , 0,  $-\frac{\sqrt{2}}{2}$ , -1,  $-\frac{\sqrt{2}}{2}$ , 0, ...
  - This will generate a tone at the 1/8 our sample rate



Lesson Overview Tone Generator Audio Pipeline **Clock Enables Enable Generation** ▷ Frequency Step Table Size Sinewave Generation Magnitude Bitwidth DSP Rules Lag Output 1'bit **PWM** PDM Delta-Sigma Debugging AutoFPGA Formal Verification Simulation Hardware

If r\_frequency\_step 
$$= k2^N$$
, for  $0 \leq k < \frac{1}{2}$ 

 $\square$  We'll generate a tone at k times our sample rate

- If 
$$f_s = 48 \times 10^3$$

– The generated tone will be at  $kf_s$ 

But how many entries should be in our table?

# **GT**able Size

Lesson Overview

Tone Generator Audio Pipeline **Clock Enables Enable Generation Frequency Step**  $\triangleright$  Table Size Sinewave Generation Magnitude Bitwidth DSP Rules Lag Output 1'bit **PWM** PDM Delta-Sigma Debugging AutoFPGA

Formal Verification

Simulation

Hardware

What happens when the table size is smaller than  $2^N$ ?

• There would be more phase bits than table entries

# WORK IN PROGRESS COMING SOON!

# **Table Size**

Lesson Overview

**Tone Generator** Audio Pipeline **Clock Enables** Enable Generation **Frequency Step**  $\triangleright$  Table Size Sinewave Generation Magnitude Bitwidth DSP Rules Lag Output 1'bit **PWM** PDM Delta-Sigma Debugging AutoFPGA Formal Verification Simulation Hardware

We'd then approximate the sine wave by a square wave WORK IN PROGRESS

At what cost?

Suppose the table size is 2

We could skip the table lookup logic Just use the top bit of our phase

Whether this is "good enough" is application dependent

- I've used 1-bit tones for PLL inputs
- Old fashioned video games used to use 1-bit audio

# **GT**able Size

Lesson Overview

Tone Generator Audio Pipeline **Clock Enables** Enable Generation Frequency Step  $\triangleright$  Table Size Sinewave Generation Magnitude Bitwidth DSP Rules Lag Output 1'bit **PWM** PDM Delta-Sigma Debugging AutoFPGA

Formal Verification

Simulation

Hardware



This is better

# **G** Table Size

Lesson Overview

Tone Generator Audio Pipeline **Clock Enables** Enable Generation **Frequency Step**  $\triangleright$  Table Size Sinewave Generation Magnitude Bitwidth DSP Rules Lag Output 1'bit **PWM** PDM Delta-Sigma Debugging AutoFPGA

Formal Verification

Simulation

Hardware



This is even better yet

# **G** Table Size

Lesson Overview

Tone Generator Audio Pipeline **Clock Enables** Enable Generation **Frequency Step**  $\triangleright$  Table Size Sinewave Generation Magnitude Bitwidth DSP Rules Lag Output 1'bit **PWM** PDM Delta-Sigma Debugging AutoFPGA

Formal Verification

Simulation

Hardware



Cost?

1LUT/bit, nearly free on iCE40s

# **G**<sup>T</sup> Table Size

Lesson Overview

Tone Generator Audio Pipeline **Clock Enables** Enable Generation **Frequency Step**  $\triangleright$  Table Size Sinewave Generation Magnitude Bitwidth DSP Rules Lag Output 1'bit **PWM** PDM Delta-Sigma Debugging AutoFPGA

Formal Verification

Simulation

Hardware



Cost?

1LUT/bit, nearly free on Xilinx chips

# **G**<sup>T</sup> Table Size

Lesson Overview

Tone Generator Audio Pipeline **Clock Enables** Enable Generation **Frequency Step**  $\triangleright$  Table Size Sinewave Generation Magnitude Bitwidth DSP Rules Lag Output 1'bit **PWM** PDM Delta-Sigma Debugging AutoFPGA

Formal Verification

Simulation

Hardware



Cost?

I Slice/bit (4 LUTs), still quite cheap on Xilinx chips

#### **G** Guru Meditation

Lesson Overview

**Tone Generator** Audio Pipeline **Clock Enables** Enable Generation **Frequency Step**  $\triangleright$  Table Size Sinewave Generation Magnitude Bitwidth DSP Rules Lag Output 1'bit **PWM** PDM Delta-Sigma Debugging AutoFPGA Formal Verification Simulation Hardware

The success of a given table size can be quantified

Maximum error in time

$$\mathsf{Max}\;\mathsf{Err}\;\;=\;\;\max_{0\leqslant t<1}\sin\left(2\pi t\right)-\mathsf{TBL}\left\lfloor 2^{N}t\right\rfloor$$

Maximum spur energy in frequency

– Measure the Fourier Series of one wavelength of the table

$$F_s(n) = \int_0^1 \operatorname{TBL}\left[2^N t\right] e^{-j2\pi nt} dt$$

Look for the largest distortion

Max Spur Energy = 
$$\max_{n} \left| \frac{F_s(n)}{F_s(1)} \right|^2$$

#### **G**<sup>-</sup> Sinewave Generation

Lesson Overview	Sev
Tone Generator	1
Audio Pipeline	<b>-</b> .
Clock Enables	
Enable Generation	
Frequency Step	
Table Size	
Sinewave	
▷ Generation	
Magnitude	
Bitwidth	
DSP Rules	
Lag	
Output	
1'bit	
PWM	
PDM	
Delta-Sigma	
Debugging	
AutoFPGA	
Formal Verification	
Simulation	

Hardware

- . Just use the most significant phase bit
  - Cheap and easy
  - Works nicely for PLLs
  - Can be used to generate FM signals near 100MHz
  - It might be good enough for your application
    - Old-fashioned arcade games used something similar
  - Not good enough for quality audio

#### **G** Sinewave Generation

Lesson Overview	Se
Tone Generator	1
Audio Pipeline	Т.
Clock Enables	2.
Enable Generation	
Frequency Step	
Table Size	
Sinewave	
Generation	
Magnitude	
Bitwidth	
DSP Rules	
Lag	
Output	
1'bit	
PWM	
PDM	
Delta-Sigma	
Debugging	
AutoFPGA	
Formal Verification	
Simulation	
Hardware	

- L. Just use the most significant phase bit
- 2. Table lookup
  - Fairly cheap for  $2^N < 512$ .
    - Still fairly low logic
    - Larger sizes will use (precious?) block RAM resources
  - Quality might be "good enough"
  - Only generates a single amplitude
  - A 4096 point table can achieve -70dB maximum spur energy

#### **G**<sup>-</sup> Sinewave Generation

Lesson Overview	Sev
Tone Generator	1
Audio Pipeline	Т.
Clock Enables	2.
Enable Generation	2
Frequency Step	3.
Table Size Sinewave	
Generation	
Magnitude	
Bitwidth	
DSP Rules	
Lag	
Output	
1'bit	
PWM	
PDM	
Delta-Sigma	
Debugging	
AutoFPGA	
Formal Verification	
Simulation	
Hardware	

- L. Just use the most significant phase bit
- 2. Table lookup
- B. CORDIC
  - Very well known approach
  - Doesn't use any multiplies
  - Can be made arbitrarily good
  - Logic usage becomes very expensive
    - For high precision
    - Especially when pipelined
      - Sequential implementations can be much lighter

#### **G**<sup>-</sup> Sinewave Generation

Lesson Overview	S
Tone Generator	1
Audio Pipeline	L
Clock Enables	2
Enable Generation	2
Frequency Step	3
Table Size	
Sinewave	
Generation	
Magnitude	
Bitwidth	
DSP Rules	
Lag	
Output	
1'bit	
PWM	
PDM	
Delta-Sigma	
Debugging	
AutoFPGA	
Formal Verification	
Simulation	
Hardware	

- L. Just use the most significant phase bit
- 2. Table lookup
- B. CORDIC
  - Produces both sine and cosine outputs
  - Adjustable amplitude output
    - Result multiplies incoming value by sine/cosine
    - Algorithm introduces an additional scale
    - The internal scale factor may need compensation

#### **Sinewave Generation**

Lesson Overview	Several t		
Tone Generator	1	1	ct
Audio Pipeline	д.	Ju	31
Clock Enables	2.	Ta	ıbl
Enable Generation	2	c	
Frequency Step	З.	C	JL
Table Size	4.	Tabl	
▷ Generation			_
Magnitude			F
Bitwidth			(
DSP Rules			
Lag			
Output			
1'bit			
PWM			
PDM			
Delta-Sigma			
Debugging			F
AutoFPGA			е
Formal Verification			
Simulation			
Hardware			

- use the most significant phase bit
- le lookup
- RDIC
- le + linear interpolation
  - Requires a multiply
  - Can greatly improve upon raw table lookups
  - Table can be built to . . .
    - Acheive lowest sidelobe performance, or -
    - Achieve minimum maximum error in time -
  - A 64 point table can achieve -70dB maximum spur energy

#### **G**<sup>-</sup> Sinewave Generation

Lesson Overview	Seve
Tone Generator	1
Audio Pipeline	<b>L</b> . 、
Clock Enables	2.
Enable Generation	2
Frequency Step	3.
Table Size	4 -
Sinewave	
▷ Generation	5.
Magnitude	
Bitwidth	г
DSP Rules	L
Lag	C
Output	
1'bit	E
PWM	
PDM	
Delta-Sigma	
Debugging	
AutoFPGA	
Formal Verification	
Simulation	
Hardware	

- 1. Just use the most significant phase bit
- 2. Table lookup
- 3. CORDIC
- 4. Table + linear interpolation
  - . Table + quadratic interpolation
    - Requires a two multiplies and several steps
    - $\sim$  16 point table  $\Rightarrow -70$ dB maximum spur energy
    - 64 point table  $\Rightarrow -180$ dB maximum spur energy

#### **G**<sup>-</sup> Sinewave Generation

Lesson Overview	Seve
Tone Generator	1
Audio Pipeline	Т.
Clock Enables	2.
Enable Generation	2
Frequency Step	5.
Table Size	4.
Sinewave	_
Generation	5.
Magnitude	C
Bitwidth	0.
DSP Rules	
Lag	
Output	
1'bit	
PWM	
PDM	
Delta-Sigma	
Debugging	
AutoFPGA	
Formal Verification	
Simulation	
Hardware	

- 1. Just use the most significant phase bit
- 2. Table lookup
- 3. CORDIC
- 4. Table + linear interpolation
  - 5. Table + quadratic interpolation
- 6. Higher order approximations are possible
  - But are they really necessary?

#### **Sinewave Generation**

#### Lesson Overview **Tone Generator** Audio Pipeline **Clock Enables Enable Generation Frequency Step** Table Size Sinewave $\triangleright$ Generation Magnitude Bitwidth DSP Rules if (audio\_ce) Lag Output 1'bit **PWM** PDM Delta-Sigma Debugging AutoFPGA Formal Verification Simulation

Hardware

We'll use the basic table lookup method

- Building a lookup table is covered in the beginner's tutorial
  - You are welcome to build your own
  - My own example of sintable.v is also available This coregen can make designs for arbitrary bit-widths

```
always @(posedge i_clk)
```

```
sin <= sin_table[phase[31:20]];</pre>
```

Link: More advanced sinewave generators

### **G** Magnitude Adjustment

```
Lesson Overview
```

Tone Generator Audio Pipeline **Clock Enables** Enable Generation Frequency Step Table Size Sinewave Generation  $\triangleright$  Magnitude Bitwidth DSP Rules Lag Output 1'bit **PWM** PDM Delta-Sigma Debugging AutoFPGA Formal Verification Simulation

Hardware

We'd like to be able to control how loud our tone is

Multiply the table output by a scale factor

```
reg signed [15:0] sin, sample;
reg signed [16:0] r_scale;
reg signed [32:0] scaled;
always @(posedge i_clk)
if (audio_ce)
        sin \ll sintable[phase[31:20]];
always @(posedge i_clk)
if (audio_ce)
begin
        scaled <= sin * r_scale;</pre>
        sample \leq = scaled [32:16];
end
```

# **G** Bitwidth

Lesson Overview	Bit
Tone Generator	_
Audio Pipeline	
Clock Enables	
Enable Generation	
Frequency Step	
Table Size	
Sinewave Generation	
Magnitude	
▷ Bitwidth	
DSP Rules	
1	
Lag	
Lag Output	In c
Lag Output 1'bit	In c
Lag Output 1'bit PWM	In c
Lag Output 1'bit PWM PDM	In c
Lag Output 1'bit PWM PDM Delta-Sigma	In c
Lag Output 1'bit PWM PDM Delta-Sigma Debugging	In c
Lag Output 1'bit PWM PDM Delta-Sigma Debugging AutoFPGA	<b>In c</b> 
Lag Output 1'bit PWM PDM Delta-Sigma Debugging AutoFPGA Formal Verification	<b>In c</b> 
Lag Output 1'bit PWM PDM Delta-Sigma Debugging AutoFPGA Formal Verification Simulation	<b>In c</b> 

Bit widths must be carefully tracked in fixed bit math

- Adding two numbers increases the bit width by one over the largest incoming bit width
- Multiplying two numbers creates a result having the width of the sum of the two numbers
  - Beware of multiplying signed with unsigned numbers
  - To make r\_scale signed, we'll need to keep the MSB clear

#### In our case

- We'll let our table have 16-bits, r\_scale with 17-bits
- scaled will then have 33-bits
- The sample result will then have 16-bits again
- r\_scale will scale the result from full scale to zero

# GT DSP Rules

Lesson Overview	Μ	ar
Tone Generator	_	_
Audio Pipeline		
Clock Enables		\
Enable Generation		
Frequency Step		_
Table Size		
Sinewave Generation		
Magnitude		
Bitwidth		
$\triangleright$ DSP Rules		-
Lag		
Output		
1'bit		-
PWM		2
PDM		
Delta-Sigma		
Debugging	_	
AutoFPGA		7
Formal Verification	Le	et'
Simulation		
Hardware		

Many FPGAs have hard multiply accelerators

- These are often called *DSP*s
- Without hard DSP blocks
  - The synthesizer will try to pack all the multiplication logic in one clock cycle
  - This will consume a lot of logic
  - This may likely keep you from meeting timing as well
  - If your FPGA doesn't have any DSPs, you may need to build an alternative
    - See here for a low-logic example
  - As an engineer, you will need to manage DSP usage

Let's look at some rules to guarantee DSP allocation
## GT DSP Rules

Lesson Overviev	v
-----------------	---

#### Rules for DSP usage

- Tone Generator Audio Pipeline **Clock Enables** Enable Generation Frequency Step Table Size Sinewave Generation Magnitude Bitwidth  $\triangleright$  DSP Rules Lag Output 1'bit **PWM** PDM Delta-Sigma Debugging
- AutoFPGA
- Formal Verification
- Simulation
- Hardware

1. Always mark both operands as either signed or unsigned

reg signed	[15:0]	sin;
reg signed	[16:0]	r_scale;

- Most math operations produce the same result independent of any operand sign: add, subtract, and, or, xor, etc
- Multiplication is a key exception to this rule
- Bit concatenations create unsigned values

## **DSP** Rules

Lesson Overview
-----------------

#### Rules for DSP usage

- Always mark both operands as either signed or unsigned 1.
- Like memories, keep the logic blocks sparse 2.
  - Follow this form П

```
always @(posedge i_clk)
if (CE) // Put nothing else in this
        A <= X * Y; // logic block
```

Some hardware architectures allow an accumulate as well П

```
always @(posedge i_clk)
if (CE)
        A \ll X * Y + C:
```

Know what your hardware supports 

Tone Generator Audio Pipeline Clock Enables Enable Generation

**Frequency Step** 

Table Size

Sinewave Generation

Magnitude

Bitwidth

 $\triangleright$  DSP Rules

Lag

Output

1'bit

**PWM** 

PDM

Delta-Sigma

Debugging

AutoFPGA

Formal Verification

Simulation

Hardware

## GT DSP Rules

Rules for DSP usage

#### Lesson Overview

Tone Generator Audio Pipeline Clock Enables Enable Generation Frequency Step Table Size

Sinewave Generation

Magnitude

Bitwidth

 $\triangleright$  DSP Rules

Lag

Output

1'bit

PWM

PDM

Delta-Sigma

Debugging

AutoFPGA

Formal Verification

Simulation

Hardware

#### 1. *Always* mark both operands as either signed or unsigned

- 2. Like memories, keep the logic blocks sparse
- 3. Resets should be kept external to the multiply

If you need a reset, reset the result on the next clock

## GT Lag

Lesson Overview	
Tone Generator	_
Audio Pipeline	L
Clock Enables	C
Enable Generation	
Frequency Step	ſ
Table Size	
Sinewave Generation	
Magnitude	
Bitwidth	
DSP Rules	
▷ Lag	
Output	
1'bit	
PWM	
PDM	
Delta-Sigma	
Debugging	
AutoFPGA	
Formal Verification	
Simulation	
Hardware	

n many DSP applications, lag must only be bounded

- $\square$   $\mu$ s processing delays are irrelevant
- $\hfill\square$  At 20 ms, delays start to become relevant

My point:

Taking a couple of clocks to clear the pipeline won't hurt

## G Output

Lesson Overview	C
Tone Generator	_
Audio Pipeline	
Clock Enables	
Enable Generation	
Frequency Step	
Table Size	
Sinewave Generation	
Magnitude	
Bitwidth	
DSP Rules	С
Lag	Г
Lag 🏷 Output	Г
Lag ▷ Output 1'bit	
Lag ▷ Output 1'bit PWM	
Lag ▷ Output 1'bit PWM PDM	
Lag ▷ Output 1'bit PWM PDM Delta-Sigma	
Lag ▷ Output 1'bit PWM PDM Delta-Sigma Debugging	
Lag ▷ Output 1'bit PWM PDM Delta-Sigma Debugging AutoFPGA	
Lag ▷ Output 1'bit PWM PDM Delta-Sigma Debugging AutoFPGA Formal Verification	

Hardware

Our chosen hardware requires a one-bit audio output

- We need to drive this bit fom our hardware
- You may wish to use some of your registers to control power and amplifiers
  - Ex. The Pmod AMP2 has two amplifier controls to adjust: o\_shutdown\_n and o\_gain

Four possibilities we'll consider to drive one audio bit

- 1'bit, using the MSB of our sample
- Pulse width modulation (PWM)
  - Pulse density modulation (PDM)
  - Delta Sigma modulation

## G 1'bit

Lesson	Overview	

**Tone Generator** Audio Pipeline **Clock Enables Enable Generation** Frequency Step Table Size Sinewave Generation Magnitude Bitwidth DSP Rules Lag Output > 1'bit **PWM** PDM Delta-Sigma Debugging AutoFPGA Formal Verification

Simulation

Hardware

Easiest output solution: just produce top bit of every sample

```
always @(*)
        o_audio = o_sample[15];
```

It works, but ...

- No way to adjust volume
- $\hfill\square$  Not a pleasant sound
  - Equivalent to using a 1-bit sign table

```
We can do a lot better
```

## GT PWM

```
Pulse Width Modulation (PWM)
Lesson Overview
Tone Generator
                    We could set o_audio on the first (o_sample + \frac{1}{2})M of every
                 Audio Pipeline
                     M clock periods
Clock Enables
Enable Generation
                     Need to adjust the range of o_sample
                 Frequency Step
Table Size

    Needs to be unsigned

Sinewave Generation
Magnitude
                         Instead of a range from -32, 768, ..., 32, 767
Bitwidth
                         Flip the MSB, to get a range from 0, \ldots, 65, 535
DSP Rules
Lag
Output
                 always @(posedge i_clk)
1'bit
▷ PWM
                             pwm_counter <= pwm_counter + 1;</pre>
PDM
Delta-Sigma
                 always @(posedge i_clk)
Debugging
                       o_audio <= (pwm_counter >=
AutoFPGA
                             { !o_sample[15], o_sample[14:0] });
Formal Verification
Simulation
Hardware
```

# GT PDM

```
Lesson Overview
Tone Generator
Audio Pipeline
Clock Enables
Enable Generation
Frequency Step
Table Size
Sinewave Generation
Magnitude
Bitwidth
DSP Rules
Lag
Output
1'bit
PWM
\triangleright PDM
Delta-Sigma
Debugging
AutoFPGA
Formal Verification
```

Simulation

Hardware

Pulse Density Modulation (PDM)

- We could scramble which bits are set
- Reverse the order of bits in the pwm\_counter
- Pushes the distortion to higher frequencies

```
genvar k;
generate for(k=0; k<PWM_BITS; k=k+1)
begin
    brev_counter[k] = pwm_counter[PWM_BITS-1-k];
end endgenerate
always @(posedge i_clk)
    o_audio <= (brev_counter >=
        ({ !o_sample[15], o_sample[14:0] });
```

### G Delta-Sigma

Tone Generator
Audio Pipeline
Clock Enables
Enable Generation
Frequency Step
Table Size
Sinewave Generation
Magnitude
Bitwidth
DSP Rules
Lag
Output
1'h:+

Lesson Overview

1 bit PWM

PDM

▷ Delta-Sigma

Debugging

AutoFPGA

Formal Verification

Simulation

Hardware

Delta Sigma modulation

- A formalized approach to PDM
- Can get a lot more complicated
  - There's a lot of math behind this
    - Delta-Sigmal modulator is a control loop w/ feedback
    - First, second, and third order loops are possible

## G Delta-Sigma

Lesson Overview

Tone Generator Audio Pipeline **Clock Enables Enable Generation Frequency Step** Table Size Sinewave Generation Magnitude Bitwidth DSP Rules Lag Output 1'bit **PWM** PDM ▷ Delta-Sigma Debugging AutoFPGA Formal Verification Simulation

Hardware

Delta Sigma modulation

A simple, first-order, delta-sigma modulator

We want high frequency, so we dropped the clock enable
 The carry from the addition is our output

- It's also naturally removed from the sum
  - This is the *delta* in delta-sigma modulation
  - The sum forms the sigma

#### G

M

Lesson Overview

Tone Generator

▷ Debugging

Debug visually

Octave script

Debug clock gating

AutoFPGA

Formal Verification

Simulation

Hardware

#### Debugging

#### **G**<sup>T</sup> Debug visually

```
DSP is most easily debugged with pictures and graphs
Lesson Overview
Tone Generator
                  Step one: write the data to an external file
               Debugging
\triangleright Debug visually
               FILE *fp = fopen("dumpfile.16t", "w");
Octave script
Debug clock gating
               // ...
               while (/* ... */) {
AutoFPGA
Formal Verification
                     // ...
                     tick();
Simulation
                     if (m_core->o_audio_ce) {
Hardware
                          fwrite (&m_core ->o_sample ,
                               sizeof(short), 1, fp);
                          // May need to fflush this if fp ...
                          // might be unexpectedly closed
                          fflush(fp); // ... your call
                     }
               } // ...
               fclose(fp);
```

## G Octave script

#### **G** Debug clock gating

To gate on the clock enables or not?

Lesson Overview

Tone Generator

Debugging

Debug visually

Octave script

Debug clock ▷ gating

AutoFPGA

Formal Verification

Simulation

Hardware

if (m\_core->o\_audio\_ce) // <-- gate here?
 fwrite(&m\_core->o\_sample,
 sizeof(short), 1, fp);

Pro: Minimizes the data that needs to be examined

- Useful if signals violate the clock enable rule(s)
- Also if the clock enables aren't consistent
- Con: Might hide important events w/in your design
- Con: Relating multiple signals can be a challenge
  - Challenging example: resamplers

Whether or not you gate your output on audio\_ce is a design decision

#### G

 $\mathcal{M}$ 

Lesson Overview

Tone Generator

Debugging

▷ AutoFPGA

 $\mathsf{Bus}\ \mathsf{connection}$ 

DOUBLE slave

Bus writes

Bus reads

AutoFPGA config

Register defn

Makefile

Simulation tick

Top level  $\mathsf{I}/\mathsf{Os}$ 

Formal Verification

Simulation

Hardware

#### AutoFPGA

#### **G**<sup>T</sup> Bus connection

Tone Generator

Debugging

AutoFPGA

 $\triangleright$  Bus connection

DOUBLE slave

Bus writes

Bus reads

AutoFPGA config

Register defn

Makefile

Simulation tick

Top level  $\mathsf{I}/\mathsf{Os}$ 

Formal Verification

Simulation

Hardware

Let's connect this design to our bus

- We'll give it four registers
  - 1. Frequency step
  - 2. Scale factor
  - 3. (Reserved for your curiosity)
  - 4. (Reserved)

## G DOUBLE slave

```
Lesson Overview
Tone Generator
                        Debugging
                        AutoFPGA
                         П
Bus connection
DOUBLE slave
Bus writes
Bus reads
AutoFPGA config
Register defn
Makefile
                        Simulation tick
Top level I/Os
Formal Verification
Simulation
Hardware
```

We'll use the AutoFPGA SLAVE.TYPE=DOUBLE

Like SINGLE, DOUBLE uses a simplified bus interface
 DOUBLE slaves can have multiple registers
 Not allowed to stall the bus

```
always @(*)
            o_wb_stall = 1'b0;
```

Require a single clock to generate any responses

#### **G** Bus writes

Hardware

```
The rest of the bus logic is straight forward
Lesson Overview
Tone Generator
                    We'll need to set our control registers
                 Debugging
AutoFPGA
                 always @(posedge i_clk)
Bus connection
                 if (i_wb_stb && i_wb_we)
DOUBLE slave
\triangleright Bus writes
                 case(i_wb_addr)
Bus reads
                 2'b00: r_frequency_step <= i_wb_data;
AutoFPGA config
                 2'b01: r_scale \leq \{ 1'b0, i_wb_data[15:0] \};
Register defn
Makefile
                 2'b10: begin end // Your option
Simulation tick
                 2'b11: begin end // Your option
Top level I/Os
                 endcase
Formal Verification
Simulation
```

We can ignore the i\_wb\_sel lines

- Writing bytes or halfwords will produce *undefined* behavior
- This is not uncommon in digital design

#### **G** Bus reads

```
Lesson Overview
Tone Generator
Debugging
AutoFPGA
Bus connection
DOUBLE slave
Bus writes
▷ Bus reads
The rest
The rest
The rest
always
case(i_
2'b00:
```

AutoFPGA config Register defn Makefile Simulation tick

Top level I/Os

Formal Verification

Simulation

Hardware

The rest of the bus logic is straight forward

Also want to be able to read our control registers

```
always @(posedge i_clk)
case(i_wb_addr)
2'b00: o_wb_data <= r_frequency_step;
2'b01: o_wb_data <= { 16'h0, r_scale };
2'b10: o_wb_data <= 0; // Your option
2'b11: o_wb_data <= 0; // Your option
endcase</pre>
```

#### **G**<sup>-</sup> AutoFPGA config

	AULOFPGA COMIg	
Lesson Overview Tone Generator	We'll also need an AutoFPGA configuration file @PREFIX=tonegen	-vvv°
Debugging	©NADDR=4 Number of slave addresses	
AutoFPGA Bus connection	<pre>@SLAVE.BUS=wb Connect to bus named wb @SLAVE.TYPE=DOUBLE</pre>	
Bus writes	<pre>@MAIN.PORTLIST= Define a design port</pre>	
AutoFPGA	o_audio_ce, o_sample, o_audio	
Register defn Makefile Simulation tick	©MAIN.IODECL= Declare our outputs	
Top level I/Os Formal Verification	output wire o_audio_ce;	
Simulation	output wire [15:0] o_sample; output wire o_audio;	
Hardware		

#### AutoFPGA Config

Lesson Overview	Ou
Tone Generator	@]
Debugging	
AutoFPGA	
Bus connection	
DOUBLE slave	
Bus writes	
Bus reads AutoFPGA	
⊳ config	
Register defn	
Makefile	
Simulation tick	
Top level I/Os	
Formal Verification	
Simulation	
Hardware	

Our main level logic is inserted using the @MAIN.INSERT tag @MAIN.INSERT= Will be copied into main.v

#### **G** Register Definitions

Lesson Overview

Tone Generator

Debugging

AutoFPGA

Bus connection DOUBLE slave

Bus writes

Bus reads

AutoFPGA config

▷ Register defn

Makefile

Simulation tick Top level I/Os

Formal Verification

Simulation

Hardware

We'll also tell our debug port about our registers @REGS.N=2 Define two registers @REGS.0=0 R\_FREQUENCY FREQUENCY  $Reg \ \#1$  @REGS.1=1 R\_AMPLITUDE AMPLITUDE  $Reg \ \#2$ The format of the @REGS tag:

• First field, the word offset of the register

- $\square$  Then a C++ name for the register
  - Finally, a user name (wbregs) for the register
- Additional names, if present, are additional usernames (aliases) for the same register

You can add more definitions if you choose to define more registers

#### G Makefile

Lesson Overview	IT YO
Tone Generator	V
Debugging	• Y
Debugging	tł
AutoFPGA	
Bus connection	<b>Ø</b> RT
DOUBLE slave	enti
Bus writes	
Bus reads	
AutoFPGA config	
Register defn	
▷ Makefile	
Simulation tick	
Top level I/Os	
Formal Verification	
Simulation	
Hardware	

If your flow uses a Makefile when processing rtl/

You can add tonegen.v to the list of dependencies used by this core

@RTL.MAKE.FILES=tonegen.v sintable.v RTL files used

# **G** Simulation tick

Lesson Overview We'll want to add our debugging logic	Λ.
Debugging       I his will be called on every tick of the clock clk         OutoEDCA       @SIM.CLOCK=clk	
Autorpega     Operation       Bus connection     OSIM.TICK=	
Bus writes Bus reads AutoFPGA config Register defn Makefile ▷ Simulation tick Top level I/Os if (m_core->o_audio_ce) { fwrite(&m_core->o_sample, sizeof(short), 1, fp); // your call }	
Formal Verification	

Hardware

## GT Top level I/Os

Lesson Overview
Tone Generator
Debugging
AutoFPGA
Bus connection
DOUBLE slave
Bus writes
Bus reads
AutoFPGA config
Register defn
Makefile
Simulation tick
▷ Top level I/Os
Formal Verification

Simulation

Hardware

What about the top level  ${\rm I/O's?}$ 

- o\_audio\_ce is really an internal signal
- □ As is o\_sample
- Without telling AutoFPGA otherwise
  - @MAIN.PORTLIST is used at the toplevel
  - As is @MAIN.IODECL
  - These will not just be outputs of our verilator simulation
  - But also our top level hardware build
- Solution: Define separate top level ports

#### G AutoFPGA Config

	* 11 11	
Lesson Overview	What about the top level I/O's?	
Tone Generator	Solution: Define separate top level ports	
	<pre>@TOP.PORTLIST  List toplevel ports</pre>	
Bus connection DOUBLE slave Bus writes	o_audio	
Bus reads AutoFPGA config Register defn	©TOP.IODECL= Declare our toplevel ports	
Makefile Simulation tick	output wire o_audio;	
<ul> <li>Top level I/Os</li> <li>Formal Verification</li> <li>Simulation</li> <li>Hardware</li> </ul>	©TOP.DEFNS= Define toplevel wires	
	<pre>wire w_audio_ce; wire [15:0] w_sample;</pre>	
	<b>@TOP.MAIN</b> = Connect these toplevel signals to main	<u> </u>
	w audio ce. w sample, o audio	

 $\mathcal{M}$ 

#### AutoFPGA Makefile

Last steps:

Lesson Overview

Tone Generator
Dehuarina
Debugging
AutoFPGA
Bus connection
DOUBLE slave
Bus writes
Bus reads
AutoFPGA config
Register defn
Makefile
Simulation tick
▷ Top level I/Os

Formal Verification

Simulation

Hardware

Put your config, tonegen.txt, in the autodata directory
 Include tonegen.txt in the autodata/Makefile

- Place your logic, tonegen.v and sintable.v, into the rtl directory
- Re-run AutoFPGA, make autodata
- Rebuild the rest of the project

#### **G**<sup>T</sup> Build problems?

	1.0
Lesson Overview	If y
Tone Generator	_
Debugging	
AutoFPGA	
Bus connection	
DOUBLE slave	
Bus writes	
Bus reads	
AutoFPGA config	
Register defn	
Makefile	
Simulation tick	
▷ Top level I/Os	
Formal Verification	
Simulation	
Hardware	

f you struggle at all to get AutoFPGA to do what you want

- There's a -d option you can enable
- This will produce an autofpga.dbg file
- Shows you how the data is transformed throughout

#### G

 $\mathcal{M}$ 

Lesson Overview

Tone Generator

Debugging

AutoFPGA

Formal > Verification

Bus Slaves

**Property Files** 

Instantiation

Induction

SymbiYosys script

Simulation

Hardware

#### **Formal Verification**

## G Bus Slaves

Lesson Overview
Tone Generator
Debugging
AutoFPGA
Formal Verification
▷ Bus Slaves
Property Files
Instantiation
Induction
SymbiYosys script
Simulation
Hardware

- Formally verifying signal processing blocks can be a challenge
  - We'll debug those via simulation
- Formally verifying bus slaves is easy
  - A bus slave failure will hang your entire design
  - Complicates debugging
  - Could leave you in FPGA Hell

Always formally verify any and all bus components

The time to get into the habit starts now

## G Property Files

Lesson Overview
Tone Generator
Debugging
AutoFPGA
Formal Verification
Bus Slaves
▷ Property Files
Instantiation
Induction
SymbiYosys script
Simulation
Hardware

The first thing you will need is a bus property file

- Here's a Wishbone slave property file
- Any core that passes this property check will not hang the bus
   That's not the same as proving that it will work
  - It just won't hang the bus

#### G Instantiation

Lesson Overview
Tone Generator
Debugging
AutoFPGA
Formal Verification
Bus Slaves
Property Files
$\triangleright$ Instantiation
Induction
SymbiYosys script
Simulation
Hardware

Instantiate this core in a formal property section of tonegen.v

- You'll need to set some parameters
- AW=2, since we have  $2 = \log_2 4$  registers

 $F_MAX_STALL = 1$ , otherwise maximum stalls won't be checked

- F\_MAX\_ACK\_DELAY = 2, since we return all results in one cycle
- F\_LGDEPTH= 2, specifies that two-bit counters can be used to keep track of the number of outstanding bursts

#### G Instantiation

Overview	You'll also need to c
enerator ing GA Verification ves y Files	<ul> <li>The number of t</li> <li>fwb_nreqs</li> <li>The number of t</li> <li>The total number</li> </ul>
antiation on Yosys script	localparam
ion re	wire [F_LGDEPTH fwb_outs
Ing GA Verification ves y Files cantiation on osys script ion re	<pre>fwb_nreqs The number of The total numb focalparam wire [F_LGDEPTH fwb_out</pre>

You'll also need to capture three results from the property file

- The number of total requests that have been made, fwb\_nreqs
- The number of total acknowledgments received, fwb\_nacks The total number of outstanding requests, fwb\_outstanding

localparam		F_LG	$F_LGDEPTH=2;$		
wire	[F_LGDEPTH	H - 1:0]	fwb_nreqs,	fwb_nacks,	
	fwb_ou <sup>.</sup>	tstand:	ing;		

# G Instantiation

Lesson Overview	Your code should look something like
Tone Generator Debugging	<b>localparam</b> F_LGDEPTH=2;
AutoFPGA Formal Verification Bus Slaves	fwb_slave $#(.AW(2), .F_LGDEPTH(F_LGDEPTH),$ .F_MAX_STALL(1), F_MAX_ACK_DELAY(2))
Instantiation Induction SymbiYosys script	<pre>fwb (i_clk, i_reset,</pre>
Simulation Hardware	i_wb_data, i_wb_sel, o_wb_ack, o_wb_stall, o_wb_data, 1'b0);

## G Induction

Lesson Overview

Tone Generator

Debugging

AutoFPGA

Formal Verification

Bus Slaves

Property Files

Instantiation

 $\triangleright$  Induction

SymbiYosys script

Simulation

Hardware

To pass induction, you'll need just one more property

always @(\*)
if (i\_wb\_cyc)
 assert(fwb\_outstanding == (o\_wb\_ack ? 1:0));

Beware of the definition of fwb\_outstanding

- It will always be zero if !i\_wb\_cyc, regardless of o\_wb\_ack
   Hence the if (i\_wb\_cyc) above

#### **G** SymbiYosys script

Lesson Overview	[ <b>options</b> ] # Place in bench/formal subdir
Tone Generator	<b>mode</b> prove # Unbounded (i.e. induction) proof
Debugging	depth 3
AutoFPGA	
Formal Verification	[engines]
Bus Slaves Property Files	smtbmc <i># The default engine</i>
Instantiation	
Induction SymbiXesus	[script] # Yosys script
▷ script	read —formal fwb_slave.v
Simulation	read -formal sintable.v
Hardware	read -formal tonegen.v
	prep -top tonegen
	[files] # Read files
	fwb_slave.v
	//rtl/sintable.v
	//rtl/tonegen.v


 $\mathcal{M}$ 

Lesson Overview

Tone Generator

Debugging

AutoFPGA

Formal Verification

 $\triangleright$  Simulation

VCD File

VCD File

Data dump

Your turn!

Hardware

#### Simulation

#### **G** Simulation?

Lesson Overview	
-----------------	--

Tone Generator

Debugging

AutoFPGA

Formal Verification

Simulation

VCD File

VCD File

Data dump

Your turn!

Hardware

How will you know if it works

- Before you place it on hardware?
- ... where you can no longer tell why it isn't working?

#### Simulation!

#### G Sim Script

	Sim Script	
Lesson Overview	As with your last design	vvv~
Tone Generator Debugging	<ul> <li>Build and run sim/main_tb.cpp</li> </ul>	
AutoFPGA Formal Verification Simulation VCD File VCD File Data dump Your turn!	main_tb -d	
	<ul> <li>While running, run</li> </ul>	
	wbregs frequency 0x0258bf25 wbregs amplitude 0x0300	
Hardware	□ This should create a 440Hz tone	
	– 440Hz is an "A" above middle C	

- Used extensively for tuning instruments

Let it run for several seconds, and then kill main\_tb with Ctrl-C

Open and examine the waveform

# GT VCD File

o\_host\_uart\_tx =
 o\_audio\_ce =

o sample[15:0] =

o\_audio=

#### Using GTKWave, I produced this image

Lesson Overview

Tone Generator

Debugging

AutoFPGA

Formal Verification

Simulation

▷ VCD File
VCD File

Data dump

Your turn!

Hardware

#### Signals Time i\_reset = i\_clk = i host uart rx =

See if you can do it too

30 ms

# GT VCD File

#### Using GTKWave, I produced this image

Lesson Overview

Tone Generator

Debugging

AutoFPGA

Formal Verification

Simulation

VCD File

Data dump Your turn!

Hardware



Notice the poor quality o\_audio

This was produced by using only the top bit of o\_sample

#### G Data dump

	-
Lesson Overview	Y
Tone Generator	_
Debugging	
AutoFPGA	
Formal Verification	
Simulation	
VCD File	
VCD File	
🗁 Data dump	
Your turn!	
Hardware	

You should also have a dumpfile.16t

Open it with Octave (or Matlab) How do the samples look?

#### Data dump

Lesson Overview	You s	
Tone Generator	П	0
Debugging	_	Ц
AutoFPGA		
Formal Verification		1
Simulation		
VCD File		
VCD File		
🗁 Data dump		
Your turn!		
Hardware		

should also have a dumpfile.16t

- pen it with Octave (or Matlab)
- ow do the samples look?
  - ry using the included simscript.m to display them

# G Your turn!

```
Lesson Overview

Tone Generator

Debugging

AutoFPGA

Formal Verification

Simulation

VCD File

VCD File

Data dump

▷ Your turn!

Hardware
```

Now modify your simulation to ...

- Bring the o\_audio output pin into Octave
- You'll need to filter it to get something recognizable

```
pin = % You'll need to set this
% Filter the incoming samples
fltrd = conv(ones(500,1), pin);
fltrd = conv(ones(500,1), fltrd);
plot(fltrd);
```

- $\hfill\square$  How does the result look?
- It should look like o\_sample

# G Your turn!

```
Lesson Overview

Tone Generator

Debugging

AutoFPGA

Formal Verification

Simulation

VCD File

VCD File

Data dump

▷ Your turn!

Hardware
```

Now modify your simulation to ...

- Bring the o\_audio output pin into Octave
- You'll need to filter it to get something recognizable

```
pin = % You'll need to set this
% Filter the incoming samples
fltrd = conv(ones(500,1), pin);
fltrd = conv(ones(500,1), fltrd);
plot(fltrd);
```

- $\hfill\square$  How does the result look?
- It should look like o\_sample
  - Does it?

# G Your turn!

```
Lesson Overview

Tone Generator

Debugging

AutoFPGA

Formal Verification

Simulation

VCD File

VCD File

Data dump

▷ Your turn!

Hardware
```

Now modify your simulation to ...

- Bring the o\_audio output pin into Octave
- You'll need to filter it to get something recognizable

```
pin = % You'll need to set this
% Filter the incoming samples
fltrd = conv(ones(500,1), pin);
fltrd = conv(ones(500,1), fltrd);
plot(fltrd);
```

- $\hfill\square$  How does the result look?
- It should look like o\_sample
  - Does it? Can you plot the two together?

### Your turn!

```
Lesson Overview
Tone Generator
                          Debugging
                          AutoFPGA
Formal Verification
Simulation
                          VCD File
VCD File
Data dump
\triangleright Your turn!
Hardware
```

Modify your design again so you can choose:

- Either the 1'bit audio output, or
- The PWM, PDM, or the Delta-Sigma output

Which is better?

You may wish to look at the FFT of your tone

```
freq = (1:length(fltrd)) ./length(fltrd);
freq = (freq - 1/2) * sample_rate;
plot(freq, fftshift(abs(fft(fltrd))));
xlabel('Frequency (Hz)');
ylabel ('Magnitude');
```

- Or compare the FFT's of each approach against the others
- Perhaps you want to adjust your design to create all four outputs at once



 $\mathcal{M}$ 

Lesson Overview

Tone Generator

Debugging

AutoFPGA

Formal Verification

Simulation

 $\triangleright$  Hardware

Build it!

#### Hardware

#### **Build it!**

Lesson Overview	This is the moment
Tone GeneratorDebuggingAutoFPGAFormal VerificationSimulationHardware▷ Build it!	<ul> <li>It's now time to</li> <li>Connect the am</li> <li>Is the sound at a</li> <li>Which approach</li> <li>Can you create a</li> </ul>

you've been waiting for!

- build your design for your board
- plifier
- all what you expect?
- "sounds" the best?
- a script to play Yankee Doodle?