


5. Serial Port Transmitter

Gisselquist Technology, LLC

Daniel E. Gisselquist, Ph.D.



G Lesson Overview

Lesson Overview
 Serial Protocol
 Implementation
 Submodules
 Top Level
 Philosophy
 Simulation
 Main simulation file
 Cosimulation
 Make Foo
 Formal Verification
 Verifying txuart
 Formal Contract
 Exercise #1
 Hello World

Exercise #2 Hardware! Conclusion

Let's see if we can do Hello World

- If you can do the LED sequencer, you can do this project
- We'll be building a two module design
- And some awesome simulation capability

Objectives

- Build a serial port transmitter
- Be able to transmit Hello World!
- Clean up our Verilator work
- Simulate a serial port receiver

| Lesson Overview |
|----------------------|
| ▷ Serial Protocol |
| Implementation |
| Submodules |
| Top Level |
| Philosophy |
| Simulation |
| Main simulation file |
| Cosimulation |
| Make Foo |
| Formal Verification |
| Verifying txuart |
| Formal Contract |
| Exercise #1 |
| Hello World |
| Exercise #2 |
| Hardware |


Conclusion

A serial transmission

Lesson Overview ▷ Serial Protocol Implementation Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1Hello World Exercise #2


Hardware!

Conclusion




A serial transmission ...

Idles high



| Lesson Overview |
|----------------------|
| ▷ Serial Protocol |
| Implementation |
| Submodules |
| Top Level |
| Philosophy |
| Simulation |
| Main simulation file |
| Cosimulation |
| Make Foo |
| Formal Verification |
| Verifying txuart |
| Formal Contract |
| Exercise #1 |
| Hello World |
| Exercise #2 |
| Hardware! |
| Conclusion |

Let's transmit a character




A serial transmission ...

Idles high

Begins with a start bit (low), ends with a stop bit (high)

Lesson Overview ▷ Serial Protocol Implementation Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1Hello World Exercise #2 Hardware! Conclusion



A serial transmission ...


- Idles high
- Begins with a start bit (low), ends with a stop bit (high)
 Sends a byte of data, LSB first
- Do this, and you will have a serial port transmitter

G Goal

Lesson Overview ▷ Serial Protocol Implementation Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1Hello World Exercise #2 Hardware!



Let's add state ID's to this diagram



This will work for now

- Ten states to our state machine
- We'll still need to slow it down later

G State Variable

Lesson Overview Serial Protocol \triangleright Implementation Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1Hello World Exercise #2Hardware! Conclusion

```
We can set o_busy together with our state
initial { o_busy, state } = { 1'b0, IDLE }; //=15
always @(posedge i_clk)
if ((i_wr)&&(!o_busy))
        // Start a new byte, state START=0
        \{ o_busy, state \} <= \{ 1'b1, START \};
else if (state == IDLE)
        // Stay in IDLE = 15 or 0 \times 0f
         \{ o_busy, state \} \le \{ 1'b0, IDLE \};
else if (state < LAST)
begin
        o_busy \leq 1'b1;
         state \leq = state + 1:
end else // Return to IDLE
         \{ o_busy, state \} \le \{ 1'b1, IDLE \};
```

Is this a Mealy or a Moore FSM?

G Outgoing Data

Lesson Overview Serial Protocol ▷ Implementation Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1Hello World Exercise #2 Hardware! Conclusion

```
The outgoing data is just a shift register
```

```
assign o_uart_tx = lcl_data[0];
```

The output depends upon state only

G Outgoing Data

Lesson Overview Serial Protocol \triangleright Implementation Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1Hello World Exercise #2 Hardware! Conclusion

```
The outgoing data is just a shift register
```

```
assign o_uart_tx = lcl_data[0];
```

The output depends upon state only

 \Box This is a Moore FSM

GT Clock divider

```
Lesson Overview
Serial Protocol
\triangleright Implementation
Submodules
Top Level
Philosophy
Simulation
Main simulation file
Cosimulation
Make Foo
Formal Verification
Verifying txuart
Formal Contract
Exercise #1
Hello World
Exercise #2
Hardware!
Conclusion
```

All that remains is an integer clock divider!

We'll adjust our logic above to only change on baud_stb
 ...or (if idle) on (i_wr)&&(!o_busy)

Is counter a state variable?

GT Clock divider

```
Lesson Overview
Serial Protocol
\triangleright Implementation
Submodules
Top Level
Philosophy
Simulation
Main simulation file
Cosimulation
Make Foo
Formal Verification
Verifying txuart
Formal Contract
Exercise #1
Hello World
Exercise #2
Hardware!
Conclusion
```

All that remains is an integer clock divider!

We'll adjust our logic above to only change on baud_stb
 ...or (if idle) on (i_wr)&&(!o_busy)

Is counter a state variable? Yes, even if it isn't so named

G A Common Mistake

Lesson Overview Serial Protocol \triangleright Implementation Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1Hello World Exercise #2Hardware!

Conclusion

All that remains is an integer clock divider!


We'll adjust our logic above to only change on baud_stb
 ...or (if idle) on (i_wr)&&(!o_busy)

A common mistake is to condition the first transition on more than (i_wr)&&(!o_busy)

- This risks another condition taking priority over (i_wr)&&(!o_busy)
- Result is that the transmitter doesn't notice the transmit request
- This mistake can usually be caught using formal methods.


G A Component

Conclusion



- i_wr requests a character (i_data) be transmitted
 Whenever o_busy is true, i_wr is ignored
- □ i_data is queued for transmission when (i_wr && !o_busy)

G A Component




A good serial port

Conclusion

- Can be used again and again
- From one design to the next

G Submodules

Lesson Overview Serial Protocol Implementation \triangleright Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1Hello World Exercise #2 Hardware! Conclusion



Just like a printed circuit board (PCB)

- Logic from one component can be used within another
- Akin to placing multiple chips on a PCB
- Each module is typically called a core
- It's possible to have multiple copies of the same module
- You can also place cores within cores within cores, etc.

GT Modules

Lesson Overview Serial Protocol Implementation \triangleright Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1Hello World Exercise #2Hardware! Conclusion

Two methods to use one module within another

1. Pass by ordered-list

| txuart | #(CLOCK_RATE_HZ / MYBAUDRATE) |
|--------|---|
| | <pre>mytxuart(clk, tx_stb, tx_data, o_uart,</pre> |
| | <pre>tx_busy);</pre> |

- Ports must be given in order, and cannot be skipped
- The name of your new module, mytxuart must be unique within its context
- Inputs to the module can come from either wires or registers
- Outputs from the module must be placed into wires
- Optionally, parameters within the module can be overridden

These are found in the #(...) block

Like the portlist, these can be done in matching order

GT Modules

Lesson Overview Serial Protocol Implementation \triangleright Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1Hello World Exercise #2Hardware! Conclusion

Two methods to use one module within another

- 1. Pass by port-order
- 2. Pass by port name

Ports and parameters may now be in any order

- They may also (optionally) be skipped
- You cannot mix calling conventions
 - Either pass by port-order, or pass by port-name
 - Never both

GT Top Level

We'll need a message. Lesson Overview Serial Protocol always @(posedge i_clk) Implementation Submodules case(tx_index) ▷ Top Level 4'h0: tx_data <= "H"; // Could also use a memory Philosophy 4'h1: tx_data <= "e"; // here Simulation Main simulation file 4'h2: tx_data <= "|"; Cosimulation 4'h3: $tx_data \ll "I"$; // Because this case is so Make Foo Formal Verification 4'h4: tx_data <= "o"; // small, it is equivalent Verifying txuart 4'h5: tx_data <= ","; // to a memory Formal Contract 4'h6: tx_data <= "_"; Exercise #1Hello World $4'h7: tx_data <= "W";$ Exercise #2 4'h8: $tx_data <= "o"$; Hardware! Conclusion // ... 4'he: tx_msg <= "\r"; // Carriage return 4'hf: tx_msg <= "\n"; // Line feed endcase

G Hello World

```
Lesson Overview
Serial Protocol
Implementation
Submodules
▷ Top Level
Philosophy
Simulation
Main simulation file
Cosimulation
Make Foo
Formal Verification
Verifying txuart
Formal Contract
Exercise #1
Hello World
Exercise #2
Hardware!
Conclusion
```

If we want our serial port to run Hello World, ...

it needs a driver, helloworld.v

We'll need to restart this periodically

G Hello World

Lesson Overview Serial Protocol Implementation Submodules ▷ Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1Hello World Exercise #2Hardware! Conclusion

If we want our serial port to run Hello World

- o it needs a driver, helloworld.v
- It needs to be periodically restarted

G Philosophy

| Lesson Overview | | |
|----------------------|--|--|
| Serial Protocol | | |
| Implementation | | |
| Submodules | | |
| Top Level | | |
| Philosophy | | |
| Simulation | | |
| Main simulation file | | |
| Cosimulation | | |
| Make Foo | | |
| Formal Verification | | |
| Verifying txuart | | |
| Formal Contract | | |
| Exercise #1 | | |
| Hello World | | |
| Exercise #2 | | |
| Hardware! | | |
| Conclusion | | |
| | | |

Most HDL/FPGA courses stop here

- You have no way of knowing if you did it right other than hardware test
- You can only debug using LED's
- When it doesn't work, you'll never know why not
- They don't teach you to use
 - Simulation, or
 - Formal methods
 - to find latent bugs in your design

The result is a lesson in frustration, rather than a celebration of success

G Philosophy

| Lesson Overview |
|--|
| Serial Protocol |
| Implementation |
| Submodules |
| Top Level |
| ▷ Philosophy |
| Simulation |
| Main simulation file |
| Cosimulation |
| Make Foo |
| Formal Verification |
| |
| Verifying txuart |
| Verifying txuart Formal Contract |
| |
| Formal Contract |
| Formal Contract Exercise #1 |
| Formal Contract Exercise #1 Hello World |
| Formal Contract Exercise #1 Hello World Exercise #2 |

Most HDL/FPGA courses stop here

- You have no way of knowing if you did it right other than hardware test
- You can only debug using LED's
- When it doesn't work, you'll never know why not
- They don't teach you to use
 - Simulation, or
 - Formal methods
 - to find latent bugs in your design

The result is a lesson in frustration, rather than a celebration of success We can do better!

G Philosophy

| Lesson Overview | |
|----------------------|--|
| Serial Protocol | |
| Implementation | |
| Submodules | |
| Top Level | |
| Philosophy | |
| Simulation | |
| Main simulation file | |
| Cosimulation | |
| Make Foo | |
| Formal Verification | |
| Verifying txuart | |
| Formal Contract | |
| Exercise $\#1$ | |
| Hello World | |
| Exercise #2 | |
| Hardware! | |

Conclusion

Most HDL/FPGA courses stop here. We'll keep going.

- Let us continue, and learn how to
 - 1. Simulate, then
 - 2. Formally verify
 - this design

G Simulation

Our simulation is getting so big it is becoming annoying

- On every tick, we need to keep track of
 - Current time (i.e. the number of clock ticks so far)
 - The pointer to the Verilated Verilog code
 - The pointer to our C++ trace object
- This means we either
 - Pass lots of pointers around
 - Keep multiple global variables
 - Use a C++ class that keeps variables with the methods that use them


Solution: a reusable Verilator template class!

Most of this task is just rearranging our simulation code Lesson Overview Serial Protocol template < class VA> class TESTB { Implementation Submodules public : Top Level VA *m_core; Philosophy VerilatedVcdC \triangleright Simulation *m_trace; Main simulation file uint64 t m_tickcount; Cosimulation Make Foo Formal Verification **TESTB**(**void**) : m_trace(NULL), Verifying txuart **m**_tickcount(0|) { Formal Contract Exercise #1 $m_core = new VA;$ Hello World Verilated :: traceEverOn(true); Exercise #2 $m_core -> i_clk = 0;$ Hardware! Conclusion eval(); } 11


| Lesson Overview Serial Protocol | Most of this task is just rearranging our simulation code |
|------------------------------------|---|
| Implementation | template < class VA> class TESTB { |
| Submodules | public: |
| Top Level | |
| Philosophy | |
| Simulation | VerilatedVcdC *m_trace; |
| Main simulation file | uint64_t m_tickcount; |
| Cosimulation Make Foo | |
| Formal Verification | |
| Verifying txuart | TESTB(void) : m_trace(NULL), |
| Formal Contract | m_tickcount(01) { |
| Exercise #1 | m_core = new VA; |
| Hello World | |
| Exercise #2 | Verilated :: traceEverOn(true); |
| Hardware! | $\mathbf{m}_{core} \rightarrow \mathbf{i}_{clk} = 0;$ |
| Conclusion | eval(); |
| | λ. |
| | |
| | |
| | |

Use a template class to only do this once

۸۸۸




Put our three trace variables here



Initialize these values in the constructor

Exercise #2 Hardware! Conclusion



```
Create a trace. Should look familiar.
Lesson Overview
Serial Protocol
                 11 ...
Implementation
Submodules
                 virtual
                           void opentrace(const char *vcdname) {
Top Level
                            // Open a VCD file
Philosophy
                            m_trace = new VerilatedVcdC;
\triangleright Simulation
Main simulation file
                            m_core->trace(m_trace, 99);
Cosimulation
                            m_trace -> open(vcdname);
Make Foo
Formal Verification
                 }
Verifying txuart
Formal Contract
                 virtual void closetrace(void) {
Exercise #1
Hello World
                            // Close the already opened VCD file
Exercise #2
                            m_trace -> close ();
Hardware!
Conclusion
                             delete m_trace;
                            m_trace = NULL;
                 }
```

```
Lesson Overview
Serial Protocol
Implementation
Submodules
Top Level
Philosophy
\triangleright Simulation
Main simulation file
Cosimulation
Make Foo
Formal Verification
Verifying txuart
Formal Contract
Exercise #1
Hello World
Exercise #2
Hardware!
Conclusion
```

};

```
Finally, our operations. These haven't fundamentally changed
         // ...
         virtual void eval(void) {
                  m_core -> eval();
         }
         virtual void tick(void) {
                  // ...
                  // This is the same as what we
                  // introduced in our last
                  // lesson ...
         }
         // ...
```

See past lessons, and the current project file(s) for more detail here.

G Main simulation file

#include <Vhelloworld.h> // our top level Lesson Overview Serial Protocol #include "uartsim.h" // A co-simulator Implementation // ... Submodules Top Level int main(int argc, char **argv) { Philosophy Verilated :: commandArgs(argc, argv); Simulation Main simulation TESTB<Vhelloworld> *tb \triangleright file = new TESTB<Vhelloworld>; Cosimulation Make Foo *uart // cosim object UARTSIM Formal Verification = new UARTSIM(); Verifying txuart // ... Formal Contract Exercise #1for(int clocks=0; Hello World clocks < 16*32*baudclocks;</pre> Exercise #2 Hardware! clocks++) { Conclusion tb->tick(); (*uart)(tb->m_core->o_uart_tx); }


G Main simulation file

Hardware! Conclusion

#include <Vhelloworld.h> // our top level Lesson Overview Serial Protocol #include "uartsim.h" // A co-simulator Implementation // ... Submodules Top Level int main(int argc, char **argv) { Philosophy Verilated :: commandArgs(argc, argv); Simulation Main simulation TESTB<Vhelloworld> *tb \triangleright file = new TESTB<Vhelloworld>; Cosimulation UARTSIM Make Foo *uart // cosim object Formal Verification = new UARTSIM(); Verifying txuart // ... Formal Contract Exercise #1Hello World The secret key to success lies in the UARTSIM co-simulator Exercise #2

G What is cosimulation?

Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy Simulation Main simulation file \triangleright Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1Hello World Exercise #2 Hardware! Conclusion



A cosimulator is a separate simulation

- Simulates the hardware components we are connected to
- In this case, the serial port
- □ Can use C++ assert () statements liberally

| Lesson Overview | | | | | | |
|-------------------------------|--|--|--|--|--|--|
| Serial Protocol | | | | | | |
| Implementation | | | | | | |
| Submodules | | | | | | |
| Top Level | | | | | | |
| Philosophy | | | | | | |
| Simulation | | | | | | |
| Main simulation file | | | | | | |
| \triangleright Cosimulation | | | | | | |
| Make Foo | | | | | | |
| Formal Verification | | | | | | |
| Verifying txuart | | | | | | |
| Formal Contract | | | | | | |
| Exercise #1 | | | | | | |
| Hello World | | | | | | |
| Exercise #2 | | | | | | |
| Hardware! | | | | | | |
| Conclusion | | | | | | |

Our co-simulation will need to decode this serial signal

o_uart_tx ______ d[0] d[1] d[2] d[3] d[4] d[5] d[6] d[7]

Lesson Overview Serial Protocol Implementation **Submodules** Top Level Philosophy Simulation Main simulation file \triangleright Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1Hello World Exercise #2Hardware! Conclusion

Our co-simulation will need to decode this serial signal $o_uart_tx = \frac{d[0] d[1] d[2] d[3] d[4] d[5] d[6] d[7]}{d[6] d[7]}$

- 1. Detect the start bit
 - This determines the timing of everything to follow

Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy Simulation Main simulation file \triangleright Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1Hello World Exercise #2Hardware! Conclusion

Our co-simulation will need to decode this serial signal

- 1. Detect the start bit
 - This determines the timing of everything to follow
- 2. Wait a baud and a half
 - Centers our sample mid baud-interval

Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy Simulation Main simulation file \triangleright Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1Hello World Exercise #2Hardware! Conclusion

Our co-simulation will need to decode this serial signal

o_uart_tx

- 1. Detect the start bit
 - $\hfill\square$ This determines the timing of everything to follow
- 2. Wait a baud and a half
 - Centers our sample mid baud-interval
- 3. Sample each remaining data bit mid-baud
 - Known baud rate determines the separation

```
Lesson Overview
Serial Protocol
Implementation
Submodules
                           Top Level
Philosophy
Simulation
Main simulation file
\triangleright Cosimulation
Make Foo
Formal Verification
Verifying txuart
Formal Contract
Exercise #1
Hello World
Exercise #2
Hardware!
Conclusion
```

The first step is to make certain the cosimulator and design share the same baud rate

First, adjust the design

```
helloworld(i_clk,
module
'ifdef
        VERILATOR
                o_setup,
'endif
                o_uart_tx);
                         INITIAL_UART_SETUP
        parameter
                = (CLOCK_RATE_HZ/BAUD_RATE);
'ifdef
        VERTLATOR.
               wire [31:0] o_setup;
        output
        assign o_setup = INITIAL_UART_SETUP;
endif
```

```
The first step is to make certain the cosimulator and design
Lesson Overview
Serial Protocol
                  share the same baud rate
Implementation
Submodules
                      First, adjust the design
                  Top Level
                      Then read the value from C++
Philosophy
                  Simulation
Main simulation file
                  int
                               main(int argc, char **argv) {
\triangleright Cosimulation
Make Foo
                               // ...
Formal Verification
                                                         baudclocks;
                               unsigned
Verifying txuart
Formal Contract
Exercise #1
                               baudclocks = tb->m_core->o_setup;
Hello World
                               uart -> setup (baudclocks);
Exercise #2
Hardware!
                               11 ...
Conclusion
                  }
```

Now the cosimulator and design share the same baud rate

```
All the co-sim work is done on a clock tick
Lesson Overview
Serial Protocol
                           UARTSIM::operator()(const int i_tx) {
                int
Implementation
Submodules
Top Level
                      if (m_rx_state == RXIDLE) {
Philosophy
Simulation
                            // Detect start bit
Main simulation file
                            if (!i_tx) {
\triangleright Cosimulation
                                 m_rx_state = RXDATA;
Make Foo
Formal Verification
                                 // Wait a baud and a half
Verifying txuart
                                 m_rx_baudcounter = m_baud_counts
Formal Contract
Exercise #1
                                       + m_baud_counts/2-1;
Hello World
                                 m_rx_bits
                                                   = 0; // bit counter
Exercise #2
                                                   = 0; // a shift reg
                                 m_rx_data
Hardware!
Conclusion
                            }
                      // continued ...
```

Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy Simulation Main simulation file \triangleright Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1Hello World Exercise #2Hardware! Conclusion

}

```
// ... continued
} else if (m_rx_baudcounter <= 0) {</pre>
    // Middle of a data bit interval
    if (m_rx_bits \ge 8) {
        // Last data bit: post the result
        m_rx_state = RXIDLE;
        putchar(m_rx_data);
        fflush(stdout);
    } else {
        m_rx_bits++;
        m_rx_data = ((i_tx \& 1)?0x80:0)
                     | (m_rx_data >>1);
    } // Restart the baud counter
    m_rx_baudcounter = m_baud_counts -1;
} else // Wait for next mid-bit interval
    m_rx_baudcounter --;
```

Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy Simulation Main simulation file Cosimulation ▷ Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1Hello World Exercise #2Hardware! Conclusion

When command lines get complicated, I turn to make

 A makefile consists of a list of targets, dependencies, and instructions

target: dependency files # Instructions for creating the target touch target # Just one example

- Now, if any of the dependency files change, make will rebuild the target
- Make will also now rebuild all targets depending upon this one

Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy Simulation Main simulation file Cosimulation ▷ Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1Hello World Exercise #2

Hardware!

Conclusion

You can set a Makefile variable

TOPMOD := helloworld

and then reference it later

VERIFIL := (TOPMOD).v

If we do this right,

Our Makefile logic can be reused

Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy Simulation Main simulation file Cosimulation ▷ Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1Hello World Exercise #2Hardware!

Conclusion

Example of re-use

TOPMOD := helloworld VLOGFIL:= \$(TOPMOD).v # Our Verilog file VCDFILE:= \$(TOPMOD).vcd # Our VCD trace file SIMPROG:= \$(TOPMOD)_tb # Simulation executable SIMFILE:= \$(SIMPROG).cpp # Simulation top lvl

Now redefining \$(TOPMOD) will change this Makefile from one purpose/project to another

Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy Simulation Main simulation file Cosimulation ▷ Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1Hello World Exercise #2Hardware! Conclusion

With -Wall, Verilator will fail on a warning

- It will leave its build products behind
- A second make will finish building the erroneous code
- The .DELETE_ON_ERROR: makefile target prevents this

. DELETE_ON_ERROR :

Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy Simulation Main simulation file Cosimulation ▷ Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1Hello World Exercise #2Hardware!

Conclusion

Verilator will build dependency files for you with -MMD

We can include these into our Makefile with

```
DEPS := $(wildcard obj_dir/*.d)
```

```
ifneq ($(DEPS),)
include $(DEPS)
endif
```

Now, if txuart.v changes, make will call Verilator again This keeps us from needing to list all the Verilog files in the Makefile

G Make Clean

Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy Simulation Main simulation file Cosimulation ▷ Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1Hello World Exercise #2Hardware! Conclusion

We can create a special "clean" target

To remove all build products

clean:

```
rm -rf obj_dir / $(TOPMOD)_tb
```

 clean isn't really a file, but a target that should always be built upon request

.PHONY: clean

This will tell make to ignore any file named "clean" that might be in your directory

G Make Clean

```
Lesson Overview
Serial Protocol
Implementation
Submodules
Top Level
Philosophy
Simulation
Main simulation file
Cosimulation
▷ Make Foo
Formal Verification
Verifying txuart
Formal Contract
Exercise #1
Hello World
Exercise #2
Hardware!
Conclusion
```

```
We can create a special "clean" target
```

To remove all build products

```
clean:
```

```
rm -rf obj_dir/ helloworld_tb
```

This will fail if we delete our Verilator dependency files Simple fix:

```
ifneq ($(MAKECMDGOALS), clean)
ifneq ($(DEPS),)
include $(DEPS)
endif
endif
```

G Simulation

%

Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy Simulation Main simulation file Cosimulation ▷ Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1Hello World Exercise #2Hardware! Conclusion

Try running the simulation now

```
% ./helloworld_tb
Hello, World!
```

Simulation complete

Things to note:

- Simulation is slow
 - 8,680 clocks required to simulate each character
- □ The VCD file is large (14M)
 - This is actually quite small relatively
 - Simulations can take up 50GB or more
 - Keep an eye on disk space usage

G Formal Verification

```
Lesson Overview
Serial Protocol
Implementation
Submodules
Top Level
Philosophy
Simulation
Main simulation file
Cosimulation
Make Foo
    Formal
\triangleright Verification
Verifying txuart
Formal Contract
Exercise #1
Hello World
Exercise #2
Hardware!
Conclusion
```

The entire design needs to be simplified

- Split into two separate proofs
 - TX UART itself
 - The Hello World wrapper
- When verifying the Hello World wrapper
 - Can't keep the assumptions of the TX UART!
 - If we define TXUART only for txuart.v ...
 - We can create a macro redefining assume
 - ... and turning it into an assert for helloworld.v

```
'ifdef TXUART
'define ASSUME assume
'else
'define ASSUME assert
'endif
```

G Formal Verification

```
Lesson Overview
Serial Protocol
Implementation
Submodules
Top Level
Philosophy
Simulation
Main simulation file
Cosimulation
Make Foo
    Formal
\triangleright Verification
Verifying txuart
Formal Contract
Exercise #1
Hello World
                           Exercise #2
Hardware!
                           Conclusion
```

The entire design needs to be simplified

- Split into two separate proofs
- When verifying the Hello World wrapper
 - Need to define TXUART now
 - Requires adjusting our SymbiYosys script

```
[script]
read -DTXUART -formal txuart.v
prep -top txuart
```

- The –DTXUART defines the TXUART macro
- The rest is the same as before

G Verifying txuart

Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification ▷ Verifying txuart Formal Contract Exercise #1Hello World Exercise #2

Hardware!

Conclusion

Some useful properties:

Input requests should remain constant until they are serviced

G Verifying txuart

```
Lesson Overview
Serial Protocol
Implementation
Submodules
Top Level
Philosophy
Simulation
Main simulation file
Cosimulation
Make Foo
Formal Verification
▷ Verifying txuart
Formal Contract
Exercise #1
Hello World
Exercise #2
Hardware!
```

Conclusion

Some useful properties:

Baud counter should always be less than CLOCKS_PER_BAUD

```
always @(*)
    assert(counter < CLOCKS_PER_BAUD);</pre>
```

If the baud counter is nonzero, it should be counting down

```
always @(posedge i_clk)
if ((f_past_valid)&&($past(counter)!=0))
     assert(counter == $past(counter - 1'b1));
```

G Verifying txuart

```
Lesson Overview
Serial Protocol
Implementation
Submodules
Top Level
Philosophy
Simulation
Main simulation file
Cosimulation
Make Foo
Formal Verification
▷ Verifying txuart
Formal Contract
Exercise #1
Hello World
Exercise #2
Hardware!
Conclusion
```

Some useful properties:

If the counter is non-zero, the busy output should be true

```
always @(*)
if (counter > 0)
    assert(o_busy);
```

These assertions are all good and nice, but ...

They do nothing to assure me that this design even works

G Formal Contract

| Lesson Overview |
|----------------------|
| Serial Protocol |
| Implementation |
| Submodules |
| Top Level |
| Philosophy |
| Simulation |
| Main simulation file |
| Cosimulation |
| Make Foo |
| Formal Verification |
| Verifying txuart |
| ▷ Formal Contract |
| Exercise #1 |
| Hello World |
| Exercise #2 |
| Hardware! |
| Conclusion |

Any set of formal properties should include a *contract*

- Describes the required black-box behavior
- Describes how the core will be seen by the world
- Depends primarily on the outputs
 - Shouldn't need to change if the underlying implementation changes

This is in addition to any assertions about local register values

G Formal Contract

Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart ▷ Formal Contract Exercise #1Hello World Exercise #2Hardware! Conclusion

Our contract:

```
always @(posedge i_clk)
if ((i_wr)&&(!o_busy))
        fv data <= i data:
always @(posedge i_clk)
case(state)
           assert(o_uart_tx);
IDLE :
           assert(o_uart_tx == 1'b0);
START :
           assert(o_uart_tx = fv_data[0]);
BIT_ZERO:
           assert(o_uart_tx == fv_data[1]);
BIT_ONE:
           assert(o_uart_tx = fv_data[2]);
BIT_TWO:
           assert(o_uart_tx = fv_data[3]);
BIT_THREE:
           assert(o_uart_tx = fv_data[4]);
BIT FOUR:
           assert(o_uart_tx = fv_data[5]);
BIT_FIVE:
           assert(o_uart_tx = fv_data[6]);
BIT_SIX:
BIT_SEVEN: assert(o_uart_tx == fv_data[7]);
default: assert(0); // Should never be here
```

G Running SymbiYosys

Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart ▷ Formal Contract Exercise #1Hello World Exercise #2

Hardware!

Conclusion

% sby -f txuart.sby


| SBY d ! | 8:03:12 | [txuart] | <pre>engine_0.induction: ##</pre> | 0:00:00 | Temporal induction faile |
|------------|-----------|-----------|-----------------------------------|------------|----------------------------|
| SBY | | [txuart] | engine_0.basecase: ## | 0:00:00 | Checking assumptions in s |
| | 8:03:12 | [txuart] | engine_0.basecase: ## | 0:00:00 | Checking assertions in st |
| ер З | | | | | |
| | | | <pre>engine_0.induction: ##</pre> | 0:00:00 | Assert failed in txuart: |
| | art.v:227 | | | | |
| | | | | 0:00:00 | Writing trace to VCD fil |
| | | trace_ind | | | |
| SBY | 8:03:12 | [txuart] | engine_0.basecase: ## | 0:00:00 | Checking assumptions in s |
| tep 4 | 4 | | | | |
| SBY | 8:03:12 | [txuart] | engine_0.basecase: ## | 0:00:00 | Checking assertions in st |
| ep 4 | | | | | - 49 |
| SBY | 8:03:12 | [txuart] | <pre>engine_0.induction: ##</pre> | 0:00:00 | Writing trace to Verilog |
| test | tbench: e | engine_0/ | trace_induct_tb.v | | |
| SBY | 8:03:12 | [txuart] | engine_0.basecase: ## | 0:00:00 | Status: PASSED |
| SBY | 8:03:12 | [txuart] | engine 0.basecase: fini | shed (ret | urncode=0) |
| SBY | 8:03:12 | [txuart] | engine 0: Status return | ed by eng: | ine for basecase: PASS |
| SBY | 8:03:12 | [txuart] | engine 0.induction: ## | 0:00:00 | Writing trace to constra |
| ints | file: er | ngine 0/t | race induct.smtc | | |
| SBY | 8:03:12 | [txuart] | engine 0.induction: ## | 0:00:00 | Status: FAILED (!) |
| SBY | 8:03:12 | [txuart] | engine 0.induction: fin | ished (re | turncode=1) |
| SBY | 8:03:12 | [txuart] | engine 0: Status return | ed by eng: | ine for induction: FAIL |
| SBY | 8:03:12 | [txuart] | summary: Elapsed clock | time [H:M | M:SS (secs)]: 0:00:00 (0) |
| SBY) | 8:03:12 | [txuart] | summary: Elapsed proces | s time [H | :MM:SS (secs)]: 0:00:00 (0 |
| SBY | 8:03:12 | [txuart] | summary: engine 0 (smtb | mc yices) | returned PASS for basecas |
| е | | | - | | |
| SBY | 8:03:12 | [txuart] | summary: engine 0 (smtb | mc yices) | returned FAIL for inducti |
| on | | | | | |
| SBY | 8:03:12 | [txuart] | DONE (UNKNOWN, rc=4) | | |
| | | | | /ex- | -05-hellos |

G Running SymbiYosys

Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart ▷ Formal Contract Exercise #1Hello World Exercise #2Hardware!

Conclusion

% sby -f txuart.sby



G Formal Contract

BIT_THREE:

BIT FOUR:

BIT_FIVE:

BIT_SIX:

Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart ▷ Formal Contract Exercise #1Hello World Exercise #2Hardware! Conclusion

```
Our contract: Failed Induction! Why?
always @(posedge i_clk)
if ((i_wr)&&(!o_busy))
        fv data <= i data:
always @(posedge i_clk)
case(state)
           assert(o_uart_tx);
IDLE :
           assert(o_uart_tx == 1'b0);
START :
           assert(o_uart_tx = fv_data[0]);
BIT_ZERO:
           assert(o_uart_tx == fv_data[1]);
BIT_ONE:
           assert(o_uart_tx = fv_data[2]);
BIT_TWO:
```

BIT_SEVEN: assert(o_uart_tx == fv_data[7]); default: assert(0); // Should never be here

 $assert(o_uart_tx = fv_data[3]);$

 $assert(o_uart_tx = fv_data[4]);$

 $assert(o_uart_tx = fv_data[5]);$


 $assert(o_uart_tx = fv_data[6]);$

G Running SymbiYosys


Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart ▷ Formal Contract Exercise #1Hello World Exercise #2Hardware!

Conclusion

Need to look at the trace



G Running SymbiYosys



G Formal Contract

Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart ▷ Formal Contract Exercise #1Hello World Exercise #2Hardware! Conclusion

The issue revolves around how k-induction works

- During the induction step, ...
- Initial values are constrained by assumptions and assertions only
- If your design isn't fully constrained, it may start in an unreachable state

Induction typically requires more assertions to pass

G Passing Induction

Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart ▷ Formal Contract Exercise #1Hello World Exercise #2Hardware! Conclusion

Fixing an induction problem always follows the same steps

Look for something amiss in the first N-1 steps
... the steps *before* the assertion failure

assert() something appropriate to keep it from happening
 If the assert() is inappropriate

- Your design will fail at the (second to) last step of a trace
- Don't be surprised if BMC fails during this process

Repeat until you find a bug, or until your design passes

Let's apply this to our design

G Passing Induction

```
Lesson Overview
Serial Protocol
Implementation
Submodules
Top Level
Philosophy
Simulation
Main simulation file
Cosimulation
Make Foo
Formal Verification
Verifying txuart
▷ Formal Contract
Exercise #1
Hello World
Exercise #2
Hardware!
Conclusion
```

```
lcldata should be 9'h1ff whenever state == IDLE
```

```
always @(*)
case(state)
IDLE: assert(lcl_data == 9'h1ff);
default:
endcase
```

The rest of the missing assertions are left as an exercise.

 Hint: there are ten possible values for state, and only one assertion shown above.

G Exercise #1

Your turn!

Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract \triangleright Exercise #1 Hello World Exercise #2Hardware! Conclusion

Modify txuart.v as necessary until it passes formal verification

G Hello World

```
Lesson Overview
Serial Protocol
Implementation
Submodules
Top Level
Philosophy
Simulation
Main simulation file
Cosimulation
Make Foo
Formal Verification
Verifying txuart
Formal Contract
Exercise #1
\triangleright Hello World
Exercise #2
Hardware!
Conclusion
```

What properties would be appropriate for helloworld.v?

We could check that the right letters are sent

G Hello World

Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1▷ Hello World Exercise #2Hardware! Conclusion

What properties would be appropriate for helloworld.v?

```
always @(*)
if (tx_index != 4'h0)
    assert(tx_stb);
```

We could assert the request is high throughout the message Can you think of any other properties to check?

GTExercise #2

Your turn!

- Simulate this Hello World
 - Formally verify the top level
- Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1

Hello World

Hardware! Conclusion

 \triangleright Exercise #2

G Hardware!

Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1Hello World Exercise #2

➢ Hardware!

Conclusion

This is the exercise you've been waiting for:

- Run Hello World on your hardware!
- You'll need some parameters for your terminal program
- Adjust CLOCK_RATE_HZ to match your board
- Your terminal should be set to
 - 8 data bits
 - No parity
 - One stop bit
 - No hardware flow control
 - A baud rate of BAUD_RATE (115.2kb)

I encourage you to look up these terms

You should see a repeating "Hello, World!" pattern

Don't forget to make sure you connect to the right serial port

G Conclusion

| Lesson Overview |
|-----------------------------|
| Serial Protocol |
| Implementation |
| Submodules |
| Top Level |
| Philosophy |
| Simulation |
| Main simulation file |
| Cosimulation |
| Make Foo |
| Formal Verification |
| Verifying txuart |
| Formal Contract |
| Exercise #1 |
| Hello World |
| Exercise #2 |
| Hardware! |
| \triangleright Conclusion |

What did we learn this lesson?

- How to build a UART transmitter!
- How cosimulation works

and how to build a simulated UART receiver

- How to make the simulation driver simpler
- A little about using Makefile's with Verilator
- What a formal "contract" is
- The realities of working with induction

We learned how to do our debugging *before touching the hardware*!