

#### An Introduction to Formal Methods

Gisselquist Technology, LLC

Daniel E. Gisselquist, Ph.D.



# GT Lessons

▷ Welcome

Clocked and **\$**past

Motivation

k Induction

**Bus Properties** 

Free Variables

Multiple-Clocks

Abstraction

Invariants

Sequences

Quizzes

Cover

Basics

#### Day one

- 1. Motivation
- 2. Basic Operators
- 3. Clocked Operators
- 4. Induction
- 5. Bus Properties

#### Day two

- 6. Free Variables
- 7. Abstraction

#### 8. Invariants

- 9. Multiple-Clocks
- 10. Cover
- 11. Sequences
- 12. Final Thoughts

# **Course Structure**

▷ Welcome Motivation	We'll be primarily full SystemVerilog
Basics Clocked and \$past k Induction Bus Properties	<ul> <li>It's easier to un</li> <li>Concurrent assertions unde</li> </ul>
Free Variables Abstraction Invariants Multiple-Clocks Cover Sequences Quizzes	Each lesson will be There are 12 exerc My goal is to have Leading up to build and testing an synd

using the *immediate assertion* subset of the assertion language

- nderstand
- ertions are built on top of immediate er the hood
- e followed by an exercise ises
  - 50% lecture, 50% exercises
- ding a bus arbiter chronous FIFO

#### G

#### M

#### Welcome

▷ Motivation

Intro

Basics

Clocked and **\$**past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

#### Motivation

## **G** Lesson Overview

Wel	come

- Motivation
- ⊳ Intro
- Basics
- Clocked and \$past
- k Induction
- **Bus Properties**
- Free Variables
- Abstraction
- Invariants
- Multiple-Clocks
- Cover
- Sequences
- Quizzes

- 1. Why are you here?
- 2. What can I provide?
- 3. What have I learned from formal methods?
- Our Objectives
- Get to know a little bit about each other
- Motivate further discussion

### **G** Your expectations

	Tour expectations	$-\Lambda\Lambda$
Welcome	What do you want to learn and get out of this course?	
Motivation		
Basics		
Clocked and <b>\$</b> past		
k Induction		
Bus Properties		
Free Variables		
Abstraction		
Invariants		
Multiple-Clocks		
Cover		
Sequences		
Quizzes		

# **G** From an ARM dev.

Welcome		
Motivation		
▷ Intro		
Basics		
Clocked and \$past		
k Induction		
Bus Properties		
Free Variables		
Abstraction		
Invariants		
Multiple-Clocks		
Cover		
Sequences		

Quizzes

- "I think the main difference between FPGA and ASIC development is the level of verification you have to go through. Shipping a CPU or GPU to Samsung or whoever, and then telling them once they've taped out that you have a Cat1 bug that requires a respin is going to set them back \$1M per mask.
- "...But our main verification is still done *with constrained random test benches written in SV.* 
  - "Overall, you are looking at 50 man years per project minimum for an average project size."

## GT Would not exist

Welcome

Motivation

⊳ Intro

Basics

Clocked and **\$**past

k Induction

**Bus Properties** 

**Free Variables** 

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

"If we would not do formal verification, we would no longer exist."

– Shahar Ariel, now the former Head of VLSI design at Mellanox

#### **Pentium FDIV**

Wel	come
V V CI	come

Motivation

▷ Intro

Basics

Clocked and **\$**past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

One little mistake ....

....\$475M later.

### G Personal Experience

Welcome
Motivation
⊳ Intro
Basics
Clocked and <b>\$</b> past
k Induction
Bus Properties
Free Variables
Abstraction
Invariants
Multiple-Clocks
Cover
Sequences

Quizzes

I have proven such things as,

- Formal bus properties (Wishbone, Avalon, AXI, etc.)
- Bus bridges (WB-AXI, Avalon-WB)
- AXI DMA's, firewalls, crossbars
- Prefetches, cache controllers, memory controllers, MMU
- SPI slaves and masters
  - $\hfill\square$  UART, both TX and RX
  - FIFO's, signal processing flows, FFT
  - Display (VGA) Controller
  - Flash controllers
  - Formal proof of the ZipCPU

## **G** Some Examples

Welcome

I've found bugs in things I thought were working.

- 1. FIFO
- 2. Pre-fetch and Instruction cache
- 3. SDRAM
  - 4. A peripheral timer Just how hard can a timer be to get right? It's just a counter!

Motivation

⊳ Intro

Basics

Clocked and **\$**past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

# GT Ex: FIFO

come

Motivation

⊳ Intro

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

#### It worked in my test bench

Failed when reading and writing on the same clock while empty

- Write first then read worked
- R+W on full FIFO is okay
- R+W on an empty FIFO

# GT Ex: FIFO

	V
Welcome	It worked in my test bench
Motivation	<ul> <li>Failed when reading and writing on the same clock while empty</li> </ul>
Basics	
Clocked and \$past	<ul> <li>Write first then read worked</li> </ul>
k Induction	<ul> <li>R+W on full FIFO is okay</li> </ul>
Bus Properties	<ul> <li>R+W on an empty FIFO not so much</li> </ul>
Free Variables	
Abstraction	<ul> <li>My test bench didn't check that, formal did</li> </ul>
Invariants	
Multiple-Clocks	
Cover	
Sequences	
Quizzes	

# **G** Ex: Prefetch

Welcome	
Motivation	
▷ Intro	
Basics	
Clocked and <b>\$</b> past	
k Induction	
Bus Properties	
Free Variables	
Abstraction	
Invariants	
Multiple-Clocks	
Cover	
Sequences	
Quizzes	

#### It worked in my test bench

- Ugliest bug I ever came across was in the prefetch cache It passed test-bench muster, but failed in the hardware with a strange set of symptoms
- When I learned formal, it was easy to prove that this would never happen again.

Low logic has always been one of my goals. Always asking, "will it work if I get rid of this condition?" Formal helps to answer that question for me.

Welcome

Motivation

⊳ Intro

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

- It worked in my test bench
- It passed my hardware testing
  - Test S/W: Week+, no bugs



Motivation

⊳ Intro

Basics

Clocked and **\$**past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

It worked in my test bench

- It passed my hardware testing
  - Test S/W: Week+, no bugs
  - Formal methods found the bug
  - Full proof took less than < 30 min

Welcome

Motivation

⊳ Intro

Basics

Clocked and **\$**past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

- D It worked in my test bench
- It passed my hardware testing
- Background

- Welcome Motivation  $\triangleright$  Intro Basics Clocked and \$past k Induction **Bus Properties** Free Variables Abstraction Invariants Multiple-Clocks Cover Sequences Quizzes
  - It worked in my test bench
  - It passed my hardware testing
  - Background
    - SDRAM's are organized into separate banks, each having rows and columns
    - A row must be "activated" before it can be used.
      - The controller must keep track of which row is activated.
      - If a request comes in for a row that isn't activated, the active row must be deactivated, and the proper row must be activated.
    - A subtle bug in my SDRAM controller compared the active row address against the immediately previous (1-clock ago) required row address, not the currently requested address. This bug had lived in my design for years. Formal methods caught it.

## **G** Problem with Test Benches



# **Problem with Test Benches**

Welcome	Demons <sup>®</sup>
Motivation	Through
Basics	– or a
Clocked and \$past	□ Never rig
k Induction	<ul> <li>Not unif</li> </ul>
Bus Properties	Ear tha EIE
Abstraction	FOR LINE FIF
Invariants	I only re
Multiple-Clocks	For the Pre
Cover	□ I never t
Quizzes	For the SDI
	□ I he erro

- trate design works
  - a normal working path
    - limited number of extraneous paths
- gorous enough to check everything form in rigour

```
О,
```

ad when I knew it wasn't empty

fetch,

ested jumping to the last location in a cache line RAM,

or was so obscure, it would be hard to trigger

## G Before Formal

Wel	come

Motivation

⊳ Intro

Basics

Clocked and **\$**past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

This was my method before starting to work with formal.

After . . .

- Proving my design with test benches
- Directed simulation
- I was still chasing bugs in hardware

I still use this approach for DSP algorithms.



# **G**<sup>-</sup> Design Approach





- After finding the bug in my FIFO ... I was hooked.
- Rebuilding everything
   ... now using formal
- Formal found more bugs
  - ... in example after example
- I'm hooked!

# When to use it?





Bus component I would not build a bus component without formal any more Multiplies Formal struggles with multiplication

#### G

	$\mathbb{N}$
--	--------------

#### Welcome

Motivation

▷ Basics

Basics

General Rule

Assert

Assume

BMC

Ex: Counter

Sol'n

Clocked and **\$**past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

#### Formal Verification Basics: assert and assume

## **G** Lesson Overview

Welcome	Let's start at the beginning, and look at the very basics of formal
Motivation	verification.
Basics ▷ Basics	Our Objective:
General Rule Assert	<ul> <li>To learn the basic two operators used in formal verification,</li> </ul>
Assume BMC	<pre>- assert()</pre>
Ex: Counter Sol'n	– assume()
Clocked and \$past	<ul> <li>To understand how these affect a design from a state space</li> </ul>
k Induction	perspective
Bus Properties	<ul> <li>We'll also look at several examples</li> </ul>
Free Variables	
Abstraction	
Invariants	
Multiple-Clocks	
Cover	
Sequences	
Quizzes	

## **Basic Premise**

Welcome	Formal methods are built around looking for redundancies	
Motivation Basics ▷ Basics General Rule	<ul> <li>Basic difference between mediocre and excellent: <i>Double checking your work</i> </li> <li>Two separate and distinct fashions     </li> </ul>	
Assume BMC Ex: Counter	<ul> <li>First method calculates the answer</li> <li>Second method proved it was right</li> </ul>	
Clocked and \$past	Example: Division	
<u>k</u> Induction Bus Properties	- $89,321/499 = 179$ - Does it? Let's check: $179 * 499 = 89,321$ — Yes	
Abstraction	<ul> <li>Formal methods are similar</li> </ul>	
Invariants Multiple-Clocks Cover	<ul> <li>Your design is the first method</li> <li>Formal properties describe the second</li> </ul>	
Sequences Quizzes		

# **G** Basic Operators

Motivation

Basics

▷ Basics

General Rule

Assert

Assume

BMC

Ex: Counter

Sol'n

Clocked and **\$**past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Let's start with the two basic operators

1. assume()

An **assume**(X) statement will limit the state space that the formal verification engine examines.

2. assert()

An **assert**(X) statement indicates that X *must* be true, or the design will fail to prove.

### **G**<sup>T</sup> Two basic forms

Welcome

Motivation

Basics

▷ Basics

General Rule

Assert

Assume

BMC

Ex: Counter

Sol'n

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

always @(\*) assert(X);

As an example,

always @(\*)
 assert(counter < 20);</pre>

# G General Rule

	General Kule	۸.
Welcome Motivation Basics Basics	Master FV Rule	
Assert Assume BMC Ex: Counter		
Sol'n Clocked and \$past k Induction Bus Properties	assert(local state);	
Free Variables Abstraction Invariants		
Multiple-Clocks         Cover         Sequences         Quizzes		

# GT Assert



# G Assume



### **G**<sup>-</sup> The Careless Assumption

Welcome		
Motivation		
Basics		
Basics		
General Rule		
Assert		
⊳ Assume		
BMC		
Ex: Counter		
Sol'n		
Clocked and <b>\$</b> past		
k Induction		
Bus Properties		
Free Variables		
Abstraction		

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

end

Question: Will counter ever reach 120?

#### **G** restrict vs assume

restrict () is very similar to assume()

#### Welcome

Motivation

Basics

Basics

General Rule

Assert

⊳ Assume

BMC

Ex: Counter

Sol'n

#### Clocked and **\$**past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Operator	Formal Verification	Traditional Simulation
restrict ()	Restricts search	Ignored
assume()	space	Halts simulation
assert()	Illegal state	with an error

### **G** restrict vs assume

#### Welcome

Motivation

Basics

Basics

General Rule

Assert

▷ Assume

BMC

Ex: Counter

Sol'n

#### Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Operator	Formal Verification	Traditional Simulation
restrict ()	Restricts search	Ignored
assume()	space	Halts simulation
assert()	Illegal state	with an error

**restrict** (): Like **assume**(X), it also limits the state space But in a traditional simulation ...

- restrict () is ignored

**restrict** () is very similar to **assume**()

assume() is turned into an assert()

### GT Bounded Model Checking



# G No Solution


# G No Solution



## Further thoughts

Welcome	Unlike the rest of
Motivation	□ don't need to
Basics	$\neg  don't need to$
Basics	
General Rule	
Assert	we il discuss this
Assume	
⊳ вмс	
Ex: Counter	
Sol'n	
Clocked and \$past	
k Induction	
Bus Properties	
Free Variables	
Abstraction	
Invariants	
Multiple-Clocks	
Cover	
Sequences	
Quizzes	

your digital design, formal properties ...

- meet timing
- meet a minimum logic requirement

more as we go along.

#### **G** Example Bus Slave



# G Example Bus Master

	Linple Dus Master	
Welcome	Question: How would a bus master be different?	•
Motivation		
Basics Basics	Assume Bus Master signals	
General Rule		
Assert Assume >> BMC Ex: Counter Sol'n	Interface Module (Bus Slave)	
Clocked and <b>\$</b> past		
k Induction	Assert	
Bus Properties	Slave Signals	
Free Variables		
Abstraction		
Invariants		
Multiple-Clocks		
Cover		
Sequences		
Quizzes		

#### **G** Example Bus Master



# GT Internal Bus

Welcome Motivation	Question: What if both slave and master signals were same design?
BasicsBasicsGeneral RuleAssertAssume▷ BMCEx: CounterSol'nClocked and \$pastk InductionBus PropertiesFree VariablesAbstraction	Master Slave Slave Slave Slave
Invariants Multiple-Clocks Cover Sequences Quizzes	

part of the

# G Internal Bus

Welcome Motivation	Question: What if both slave and master signals were part of the same design?
Basics Basics General Rule Assert Assume	Slave
<ul> <li>BMC</li> <li>Ex: Counter</li> <li>Sol'n</li> <li>Clocked and \$past</li> </ul>	Master Slave
k Induction         Bus Properties         Free Variables         Abstraction	Slave
Invariants	
Multiple-Clocks	<ul> <li>All of the wires are now internal</li> </ul>
Cover	They should therefore be assert()ed
Sequences	
Quizzes	

## **Serial Port Transmitter**

Welcome	
Motivation	
Basics	Γ
Basics	
General Rule	
Assert	
Assume	
⊳ вмс	
Ex: Counter	Г
Sol'n	
Clocked and <b>\$</b> past	
k Induction	
Bus Properties	
Free Variables	L
Abstraction	
Invariants	
Multiple-Clocks	
Cover	
Sequences	
Quizzes	

Whenever the serial port is idle, the output line should be high

```
if (state == IDLE)
        assert(o_uart_tx);
```

Whenever the serial port is not idle, busy should be high

```
if (state != IDLE)
        assert(o_busy);
```

else

```
assert(!o_busy);
```

The design can only ever be in a valid state

```
assert((state <= TXUL_STOP)</pre>
           (state == TXUL_IDLE));
```

# **G** Bus Arbiter

Welcome

Motivation

Basics

Basics

General Rule

Assert

Assume

⊳ BMC

Ex: Counter

Sol'n

Clocked and **\$**past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

```
    Arbiter cannot grant both A and B access
```

```
always @(*)
    assert((!grant_A)||(!grant_B));
```

• While one has access, the other must be stalled

```
always @(*)
if (grant_A)
    assert(stall_B);
```

```
always @(*)
if (grant_B)
    assert(stall_A);
```

# **G** Bus Arbiter

Welcome

Motivation

Basics

Basics

General Rule

Assert

Assume

▷ BMC

Ex: Counter

Sol'n

Clocked and **\$**past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

While one is stalled, its outstanding requests must be zero

```
always @(*)
if (grant_A)
begin
    assert(f_nreqs_B == 0);
    assert(f_nacks_B == 0);
    assert(f_outstanding_B == 0);
end
```

I use the prefix  $f_{t}$  to indicate a variable that is

- Not part of the design
- But only used for Formal Verification

# G Avalon bus

Welcome

Motivation

Basics

Basics

General Rule

Assert

Assume

▷ BMC

Ex: Counter

Sol'n

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Avalon bus: will never issue a read and write request at the same time

always @(\*)
 assume((!i\_av\_read)||(!i\_av\_write));

The bus is initially idle

```
initial assume(!i_av_read);
initial assume(!i_av_write);
initial assume(!i_av_lock);
initial assert(!o_av_readdatavalid);
initial assert(!o_av_writeresponsevalid);
```

# G Avalon bus

Welcome

Motivation

Basics

Basics

General Rule

Assert

Assume

⊳ BMC

Ex: Counter

Sol'n

Clocked and \$past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Cannot respond to both read and write in the same clock

Remember ! (A&&B) is equivalent to (!A)||(!B) Cannot respond if no request is outstanding

```
always @(*)
begin
    if (f_wr_outstanding == 0)
        assert(!o_av_writeresponsevalid);
    if (f_rd_outstanding == 0)
        assert(!o_av_readdatavalid);
end
```

# **G** Wishbone

ć

Welcome

Motivation

Basics

Basics

General Rule

Assert

Assume

⊳ BMC

Ex: Counter

Sol'n

Clocked and **\$**past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

o\_STB can only be high if o\_CYC is also high

always @(\*)
if (o\_STB)
 assert(o\_CYC);

Count the number of outstanding requests:

assign	<pre>f_outstanding = (i_reset) ? 0</pre>	
	: f_nreqs — f_nacks;	

Acks can only respond to valid requests

```
if (f_outstanding == 0)
    assume(!i_wb_ack);
```

## **G** Wishbone

Welcome

Motivation

Basics

Basics

General Rule

Assert

Assume

⊳ BMC

Ex: Counter

Sol'n

Clocked and **\$**past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Well, what if a request is being made now?

If not within a bus request, the ACK and ERR lines must be low

if (!o\_CYC)
begin
 assume(!i\_ACK);
 assume(!i\_ERR);

#### end

Following any reset, the bus will be idle

Requests remain unchanged until accepted

# G Cache

Welcome
Motivation
Basics
Basics
General Rule
Assert
Assume

```
Ex: Counter
```

```
Sol'n
```

```
Clocked and $past
```

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Want a guarantee that the cache response is consistent?

A valid cache entry must …

```
always @(posedge i_clk)
if (o_valid)
begin
        // Be marked valid in the cache
        assert(cache_valid[f_addr[CW-1:LW]]);
        // Have the same cache tag as address
        assert(f_addr[AW-1:LW] ==
                cache_tag[f_addr[CW-1:LW]]);
        // Match the value in the cache
        assert(o_data ==
                cache_data[f_addr[CW-1:0]);
        // Must be in response to a valid
        // request
        assert(waiting_requests != 0);
end
```

Welcome	Conside
Motivation	⊓ lust
Basics	
Basics	
General Rule	
Assert	
Assume	
⊳ вмс	
Ex: Counter	
Sol'n	
Clocked and \$past	
k Induction	
Bus Properties	
Free Variables	
Abstraction	
Invariants	
Multiple-Clocks	
Cover	
Sequences	
Quizzes	

Consider a multiply Just because an algorithm doesn't meet timing

Welcome	Сс	onsi
Motivation	_	Ŀ
Basics		JU
Basics		Jı
General Rule		
Assert		
Assume		
⊳ вмс		
Ex: Counter		
Sol'n		
Clocked and <b>\$</b> past		
k Induction		
Bus Properties		
Free Variables		
Abstraction		
Invariants		
Multiple-Clocks		
Cover		
Sequences		
Quizzes		

Consider a multiply

- Just because an algorithm doesn't meet timing, or
- Just because it take up logic your FPGA doesn't have

```
Consider a multiply
Welcome
Motivation
                       Basics
                       Basics
General Rule
Assert
Assume
▷ BMC
                            begin
Ex: Counter
Sol'n
Clocked and $past
                                    begin
k Induction
Bus Properties
Free Variables
Abstraction
                                    end
Invariants
Multiple-Clocks
                            end
Cover
Sequences
Quizzes
```

Just because an algorithm doesn't meet timing, or

 Just because it take up logic your FPGA doesn't have, doesn't mean you can't use it now

```
always @(posedge i_clk)
begin
    f_answer = 0;
    for(k=0; k<NA; k=k+1)
    begin
        if (i_a[k])
            f_answer = f_answer + (i_b<<k);
    end
    assert(o_result == f_answer);
end</pre>
```

Welcome	Let
Motivation	
Basics	
Basics	
General Rule	
Assert	
Assume	
⊳ вмс	
Ex: Counter	
Sol'n	
Clocked and <b>\$</b> past	
k Induction	
Bus Properties	
Free Variables	
Abstraction	
Invariants	
Multiple-Clocks	
Cover	
Sequences	
Quizzes	

et's talk about that multiply some more ...

The one thing formal solver's don't handle well is multiplies

Welcome
Motivation
Basics
Basics
General Rule
Assert
Assume
⊳ вмс
Ex: Counter
Sol'n
Clocked and <b>\$</b> past
k Induction
Bus Properties
Free Variables
Abstraction
Invariants
Multiple-Clocks
Cover
Sequences
Quizzes

Let's talk about that multiply some more ...

The one thing formal solver's don't handle well is multiplies
 Abstraction offers alternatives

# G Memory Management Unit

```
For a page result to be valid, it must match the TLB
                Welcome
Motivation
                   always Q(*)
Basics
                   if (last_page_valid)
Basics
                   begin
General Rule
Assert
                              assert(tlb_valid[f_last_page]);
Assume
                              assert(last_ppage ==
▷ BMC
                                        tlb_pdata[f_last_page]);
Ex: Counter
Sol'n
                              assert(last_vpage ==
Clocked and $past
                                        tlb_vdata[f_last_page]);
k Induction
                              assert(last_ro
Bus Properties
                                     tlb_flags[f_last_page][ROFLAG]);
Free Variables
                              assert(last_exe
Abstraction
                                     tlb_flags[f_last_page][EXEFLG]);
                              assert (r_context_word [LGCTXT - 1:1]
Invariants
                                        = tlb_cdata[f_last_page]);
Multiple-Clocks
Cover
                   end
Sequences
Quizzes
```

#### [] **SDRAM**

Welcome Motivation	<ul> <li>Writing requires the right row of the right bank to be activated</li> </ul>
BasicsBasicsGeneral RuleAssertAssertAssume▷ BMCEx: CounterSol'nClocked and \$pastk InductionBus PropertiesFree VariablesAbstractionInvariantsMultiple-ClocksCoverSequences	<pre>always @(posedge i_clk) if ((f_past_valid)&amp;&amp;(!maintenance_mode)) case(f_cmd)     // F_WRITE: begin     // Response to a write request     assert(f_we);     // Bank in question must be active     assert(bank_active[o_ram_bs] == 3'b111);     // Active row must be for this address     assert(bank_row[o_ram_bs]</pre>
Quizzes	

# **G** Ex: Counter

Welcome	Let's work through a counter as an example.
Motivation Basics Basics General Rule	exercise-01/ Contains two files counter.v This will be the HDL source for our demo.
Assert Assume BMC ▷ Ex: Counter	counter.sby This is the SymbiYosys script for the demo
Sol'n	Our Objectives:
<u>Clocked and \$past</u> <u>k</u> Induction <u>Bus Properties</u> Free Variables	<ul> <li>Walk through the steps in the tool-flow</li> <li>Hands on experience with SymbiYosys</li> <li>Ensure everyone has a working version of SymbiYosy</li> </ul>
Abstraction	<ul> <li>Find and fix a design bug</li> </ul>
Invariants Multiple-Clocks Cover	
Sequences	

 $\mathcal{M}$ 

# **G** Ex: Counter

	LX. COUR	lei		-
Velcome	parameter	[15:0]	$MAX_AMOUNT = 22;$	-
lotivation	reg	[15:0]	counter;	
asics asics eneral Rule ssert ssume MC > Ex: Counter ol'n	always @(pose if ((i_start_ count else if (cour count	edge i_clk) _signal)&&( cer <= MAX_ nter != 0) cer <= coun	counter == 0)) AMOUNT-1'b1; ter - 1'b1;	
locked and \$past				
Induction Is Properties	o_bus	sy = (count)	er != 0);	
straction	'ifdef FORMA	A L		
riants	always @(*)	,	,	
ltiple-Clocks ver	asse 'endif	r <b>t</b> (counter	< MAX_AMOUNT);	
juences	L			
zzes				

Welcome	In the file, exercise-01/counter.sby, you'll find:
Motivation Basics	[options]
Basics	
General Rule Assert Assume BMC	[engines] smtbmc
Ex: Counter	
Sol'n	[script]
Clocked and \$past	read -formal counter.v
k Induction	# other files would go here
Bus Properties	prep -top counter
Free Variables	
Abstraction	[files]
Invariants	counter.v
Multiple-Clocks	
Cover	
Sequences	
Quizzes	

Welcome	In the file, exercise-01/counter.sby, you'll find:	· V V
Motivation	[ontions]	
Basics		
Basics	mode bmc - Bounded model checking mode	
General Rule		
Assert	[engines]	
Assume	smtbmc	
$\triangleright$ Ex: Counter		
Sol'n	[covint]	
Clocked and <b>\$</b> past	[script]	
	read -formal counter.v	
k Induction	<i># other files would go here</i>	
Bus Properties	prep -top counter	
Free Variables		
Abstraction	[files]	
Invariants		
Wultiple-Clocks		
Cover		
Sequences		
Quizzes		

Welcome	In the file, exercise-01/counter.sby, you'll find:	° V V
Motivation	[ontions]	
Basics		
Basics	mode bmc	
General Rule		
Assert	[engines]	
Assume	smthme — Run using vosve emthme	
BMC	sincome < Tun, using yosys-sincome	
Ex: Counter		
Sol'n	[script]	
Clocked and <b>\$</b> past	<b>read</b> -formal counter.v	
k Induction	# other files would go here	
Bus Properties	prep -top counter	
Free Variables		
Abstraction	[files]	
Invariants	counter.v	
Multiple-Clocks		
Cover		
Sequences		
Quizzes		

Welcome	In the file, exercise-01/counter.sby, you'll find:	° V V
Motivation	[ontions]	
Basics	[options]	
Basics		
General Rule		
Assert	[engines]	
Assume	smthmc	
BMC	Sincome	
Sol'n		
50111	[ [ script ] ← Yosys commands	
Clocked and \$past	<b>read</b> -formal counter.v	
k Induction	# other files would go here	
Bus Properties		
	prep -top counter	
Free Variables		
Abstraction	[files]	
Invariants	counter v	
Multiple-Clocks		
Cover		
Sequences		
Quizzes		

Welcome	In the file, exercise-01/counter.sby, you'll find:	v
Motivation	[ontions]	
Basics	mode hm a	
Basics		
General Rule		
Assert	[engines]	
Assume	smthmc	
BMC	SITEDITE	
Ex: Counter		
Sol n	[script]	
Clocked and <b>\$</b> past	<b>read</b> -formal counter.v - Read file	
k Induction	<i># other files would go here</i>	
Bus Properties	prep -top counter	
Free Variables		
Abstraction	[files]	
Invariants	counter.v	
Multiple-Clocks		
Cover		
Sequences		
Quizzes		

Welcome	In the file, exercise-01/counter.sby, you'll find:
Motivation	[ontions]
Basics	mode bra
Basics	
General Rule	
Assert	[engines]
Assume	smthmc
BMC	Sincome
Ex: Counter	
50I N	[script]
Clocked and <b>\$</b> past	read -formal counter.v
k Induction	# other files would go here
Bus Properties	
	<b>prep</b> -top counter
Free Variables	
Abstraction	[files]
Invariants	
Multiple-Clocks	
Cover	
Sequences	
Quizzes	

Welcome	In the file, exercise-01/counter.sby, you'll find:	۰VV
Motivation	[ontions]	
Basics		
Basics	mode bmc	
General Rule		
Assert	[engines]	
Assume	smtbmc	
BMC		
Sol'n		
	[script]	
Clocked and Spast	<b>read</b> -formal counter.v	
k Induction	# other files would go here	
Bus Properties	prop_top_counter	
Free Variables	picp counter	
Abstraction	$\begin{bmatrix} files \end{bmatrix}$ $\leftarrow$ List of files to be used	
Invariants	counter.v	
Multiple-Clocks		
Cover		
Sequences		
Quizzes		

Welcome	Other usefull yosys commands	VV
Motivation Basics Basics General Rule Assert Assume BMC ▷ Ex: Counter Sol'n Clocked and \$past	<pre>[options] mode bmc depth 20 [engines] smtbmc yices # smtbmc boolector # smtbmc z3 [script]</pre>	
k Induction         Bus Properties         Free Variables         Abstraction         Invariants         Multiple-Clocks         Cover         Sequences         Quizzes	<pre>read -formal counter.v # other files would go here prep -top counter opt_merge -share_all [files] counter.v</pre>	

Welcome	Other usefull yosys commands	° V V
Motivation	[ontions]	
Basics	mode by a comment of the modes: prove cover live	
Basics		
General Rule	depth 20	
Assert	[engines]	
Assume BMC	smtbmc yices	
Ex: Counter	<i># smtbmc boolector</i>	
Sol'n	# smtbmc z3	
Clocked and <b>\$</b> past	[script]	
k Induction	<b>read</b> -formal counter.v	
Bus Properties	<i># other files would go here</i>	
Free Variables	prep -top counter	
Abstraction	opt_merge -share_all	
Invariants	[files]	
Multiple-Clocks	counter v	
Cover		
Sequences		
Quizzes		

Welcome	Other usefull yosys commands	VV
Motivation	[ontions]	
Basics	modo hma	
Basics		
General Rule	depth 20 $\leftarrow$ # of Steps to examine	
Assert	[engines]	
Assume BMC	smtbmc vices	
$\triangleright$ Ex: Counter	# smtbmc boolector	
Sol'n	# smtbmc z3	
Clocked and <b>\$</b> past	[script]	
k Induction	<b>read</b> -formal counter.v	
Bus Properties	# other files would go here	
Free Variables	prep -top counter	
Abstraction	opt_merge -share_all	
Invariants	[files]	
Multiple-Clocks	counter.v	
Cover		
Sequences		
Quizzes		

Welcome	Other usefull yosys commands	VV
WelcomeMotivationBasicsBasicsGeneral RuleAssertAssumeBMC▷ Ex: CounterSol'nClocked and \$pastk InductionBus PropertiesFree VariablesAbstractionInvariantsMultiple-Clocks	Other usefull yosys commands [options] mode bmc depth 20 [engines] smtbmc yices  Yices theorem prover (default) # smtbmc boolector # smtbmc z3 [script] read -formal counter.v # other files would go here prep -top counter opt_merge -share_all [files] counter.v	
Sequences		

Welcome	Other usefull yosys commands	VV
Motivation Basics Basics General Rule Assert Assume BMC	<pre>[options] mode bmc depth 20 [engines] smtbmc yices</pre>	
<ul> <li>Ex: Counter</li> <li>Sol'n</li> <li>Clocked and \$past</li> <li>k Induction</li> <li>Bus Properties</li> </ul>	<pre># smtbmc boolector ← Other potential solvers # smtbmc z3 [script] read -formal counter.v # other files would go here</pre>	
Free Variables Abstraction Invariants Multiple-Clocks Cover Sequences	<pre>prep -top counter opt_merge -share_all [files] counter.v</pre>	
Quizzes		
## **G** Example: SymbiYosys

Welcome	Other usefull yosys commands	VV
Motivation	[ontions]	
Basics	mode bmc	
Basics General Rule	denth 20	
Assert		
Assume BMC	smtbmc yices	
▷ Ex: Counter	<i># smtbmc boolector</i>	
Sol'n	# smtbmc z3	
Clocked and \$past	[script]	
k Induction	<b>read</b> -formal counter.v	
Bus Properties	# other files would go here	
Free Variables	prep -top counter	
Abstraction	opt_merge —share_all ← We'll discusss this later	
Invariants	[files]	
Multiple-Clocks	counter.v	
Cover		
Sequences		
Quizzes		

## **G** Example: SymbiYosys

Welcome	Other usefull yosys commands	VV
Motivation	[options]	
Basics	mode bmc	
Basics Conoral Bula	denth 20	
Assert		
Assume		
BMC	smtDmc yices	
Ex: Counter	<i># smtbmc boolector</i>	
Soin	<i># smtbmc z3</i>	
Clocked and <b>\$</b> past	[script]	
k Induction	<b>read</b> -formal counter.v	
Bus Properties	# other files would go here	
Free Variables	prep -top counter	
Abstraction	opt_merge -share_all	
Invariants	[files]	
Multiple-Clocks	counter v	
Cover		
Sequences		
Quizzes		

## **G** Running SymbiYosys

Welcome	Run: % sby -f counter.sby	V
Motivation		
Basics		
Basics		
General Rule		
Assert		
Assume		
BMC		
▷ Ex: Counter		
Sol'n		
Clocked and <b>\$</b> past		
k Induction		
Bus Properties		
Free Variables		
Abstraction		
Invariants		
Multiple-Clocks		
Cover		
Sequences		
Quizzes		

### **G** Running SymbiYosys

	Running Symbriosys
	$\nabla W$
Welcome	Run. % Sby -1 counter.Sby
Motivation	<pre>&gt;</pre>
Basics	SBY 11:26:17 [counter] engine_0: smtbmc
Basics	SBY 11:26:1/ [counter] base: starting process "cd counter/src; yosys -ql/model/design.log/model/design .vs"
General Rule	SBY 11:26:17 [counter] base: finished (returncode=0)
Assert	SBY 11:26:17 [counter] smt2: starting process "cd counter/model; yosys -ql design_smt2.log design_smt2.ys" SBY 11:26:17 [counter] smt2: finished (returncode=0)
Assume	SBY 11:26:17 [counter] engine_0: starting process "cd counter; yosys-smtbmcpresatunrollnoprogress -
BMC	t 20append 0dump-vcd engine_0/trace.vcddump-vlogtb engine_0/trace_tb.vdump-smtc engine_0/trace.s mtc model/design smt2 smt2"
⊳ Ex: Counter	SBY 11:26:17 [counter] engine_0: ## 0:00:00 Solver: yices
Sol'n	SBY 11:26:17 [counter] engine_0: ## 0:00:00 Checking assumptions in step 0
	SBY 11:26:17 [counter] engine_0: ## 0:00:00 BMC failed!
Clocked and <b>\$</b> past	SBY 11:26:17 [counter] engine_0: ## 0:00:00 Assert failed in counter: counter.v:63.13-64.31
k Induction	SBY 11:26:17 [counter] engine_0: ## 0:00:00 Writing trace to VcD file: engine_0/trace.vcd SBY 11:26:17 [counter] engine 0: ## 0:00:00 Writing trace to Verilog testbench: engine 0/trace tb.v
	SBY 11:26:17 [counter] engine_0: ## 0:00:00 Writing trace to constraints file: engine_0/trace.smtc
Bus Properties	SBY 11:26:17 [counter] engine_0: ##   0:00:00  Status: failed SBY 11:26:17 [counter] engine_0: finished (returncode=1)
Free Variables	SBY 11:26:17 [counter] engine_0: Status returned by engine: FAIL
	SBY 11:26:17 [counter] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:00 (0)
Abstraction	SBY 11:26:17 [counter] summary: Etapsed process time [H:MM:SS (secs)]: 0:00:00 (0) SBY 11:26:17 [counter] summary: engine 0 (smtbmc) returned FAIL
Invariante	SBY 11:26:17 [counter] summary: counterexample trace: counter/engine_0/trace.vcd
IIIVariants	SBY 11:26:17 [counter] DONE (FAIL, rc=2)
Multiple-Clocks	
Cover	
Sequences	
Quizzes	

## **G** BMC Failed

Welcome	Run: % sby -f counter.sby
Motivation	SBY 11:26:17 [counter] Removing directory 'counter'.
Basics Basics General Rule Assert	<pre>SBY 11:26:17 [counter] Copy 'counter.v' to 'counter/src/counter.v'. SBY 11:26:17 [counter] engine_0: smtbmc SBY 11:26:17 [counter] base: starting process "cd counter/src; yosys -ql/model/design.log/model/design .ys" SBY 11:26:17 [counter] base: finished (returncode=0) SBY 11:26:17 [counter] smt2: starting process "cd counter/model; yosys -ql design_smt2.log design_smt2.ys" SBY 11:26:17 [counter] smt2: finished (returncode=0)</pre>
Assume	SBY 11:26:17 [counter] engine_0: starting process "cd counter; yosys-smtbmcpresatunrollnoprogress - t 20append 0dump-vcd engine_0/trace.vcddump-vlogtb engine_0/trace_tb.vdump-smtc engine_0/trace.s
BMC Ex: Counter Sol'n	mtc model/design_smt2.smt2" SBY 11:26:17 [counter] engine_0: ## 0:00:00 Solver: yices SBY 11:26:17 [counter] engine_0: ## 0:00:00 Checking assumptions in step 0 SBY 11:26:17 [counter] engine 0: ## 0:00:00 Checking assertions in step 0
Clocked and \$past	<pre>SBY 11:26:17 [counter] engine_0: ## 0:00:00 BMC failed! SBY 11:26:17 [counter] engine_0: ## 0:00:00 Assert failed in counter: counter.v:63.13-64.31 SBY 11:26:17 [counter] engine_0: ## 0:00:00 Writing trace to VCD file: engine_0/trace.vcd SBY 11:26:17 [counter] engine_0: ## 0:00:00 Writing trace to Verilog testbench: engine_0/trace to v</pre>
Bus Properties	SBY 11:26:17 [counter] engine_0: ## 0:00:00 Writing trace to veritog testbench: engine_0/trace_biv SBY 11:26:17 [counter] engine_0: ## 0:00:00 Writing trace to constraints file: engine_0/trace.smtc SBY 11:26:17 [counter] engine_0: ## 0:00:00 Status: failed SBY 11:26:17 [counter] engine_0: finished (returncode=1)
Free Variables Abstraction	SBY 11:26:17 [counter] engine_0: Status returned by engine: FAIL SBY 11:26:17 [counter] summary: Elapsed clock time [h.104:SS (secs)]. 0:00:00 (0) SBY 11:26:17 [counter] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:00 (0) SBY 11:26:17 [counter] summary: engine 0 (smthms) returned FAIL
Invariants	SBY 11:26:17 [counter] summary: countercrample trace: counter/engine_0/trace.vcd SBY 11:26:17 [counter] ONE (FAIL, rc=2) :~/
Multiple-Clocks	
Sequences	
Quizzes	

## **G** Where Next

Welcome	Look at source line 63, and fire up gtkwave
Motivation	SBY 11:26:17 [counter] Removing directory 'counter'.
BasicsBasicsGeneral RuleAssertAssumeBMC $\triangleright$ Ex: CounterSol'nClocked and \$pastk Induction	<pre>SBY 11:26:17 [counter] Copy 'counter.v' to 'counter/src/counter.v'. SBY 11:26:17 [counter] base: starting process "cd counter/src; yosys -ql/model/design.log/model/design .ys" SBY 11:26:17 [counter] base: finished (returncode=0) SBY 11:26:17 [counter] smt2: starting process "cd counter/model; yosys -ql design_smt2.log design_smt2.ys" SBY 11:26:17 [counter] smt2: finished (returncode=0) SBY 11:26:17 [counter] engine_0: starting process "cd counter; yosys-smtbmcpresatunrollnoprogress - t 20append 0dump-vcd engine_0/trace.vcddump-vlogtb engine_0/trace_tb.vdump-smtc engine_0/trace.s mtc model/design_smt2.smt2" SBY 11:26:17 [counter] engine_0: ## 0:00:00 Solver: yices SBY 11:26:17 [counter] engine_0: ## 0:00:00 Checking assumptions in step 0 SBY 11:26:17 [counter] engine_0: ## 0:00:00 Checking assertions in step 0 SBY 11:26:17 [counter] engine_0: ## 0:00:00 Assert failed! SBY 11:26:17 [counter] engine_0: ## 0:00:00 Assert failed in counter: counter.v:63.13-64.31 SBY 11:26:17 [counter] engine_0: ## 0:00:00 Writing trace to VCD file: engine_0/trace.vcd SBY 11:26:17 [counter] engine_0: ## 0:00:00 Writing trace to VCD file: engine_0/trace_tb.v SBY 11:26:17 [counter] engine_0: ## 0:00:00 Writing trace to VCD file: engine_0/trace_tb.v SBY 11:26:17 [counter] engine_0: ## 0:00:00 Writing trace to VCD file: engine_0/trace_tb.v SBY 11:26:17 [counter] engine_0: ## 0:00:00 Writing trace to VCD file: engine_0/trace_tb.v SBY 11:26:17 [counter] engine_0: ## 0:00:00 Writing trace to VCD file: engine_0/trace_tb.v</pre>
Bus Properties	SBY 11:26:17 [counter] engine_0: ## 0:00:00 Status: failed SBY 11:26:17 [counter] engine_0: finished (returncode=1)
Free Variables Abstraction	SBY 11:26:17 [counter] engine_0: Status returned by engine: FAIL SBY 11:26:17 [counter] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:00 (0) SBY 11:26:17 [counter] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:00 (0) SBY 11:26:17 [counter] summary: engine 0 (smtbmc) returned FAIL
Invariants Multiple-Clocks	SBY 11:26:17 [counter] summary: counterexample trace: counter/engine 0/trace.vcd SBY 11:26:17 [counter] DONE (FAIL, rc=2) :~/ /exercise-01\$
Cover	
Sequences Quizzes	

## **G G T K W** ave trace.vcd

Welcome	Run: % gtkwav	ve counter,	/engine_0/trace	e.vcd
Motivation	😹 🔄 💼 🖬 🖬 🖬	🥱 i≮ ≯i i ≮ ≯	From: 0 sec To: 10 ns	🛛 🕻 🛛 Marker: 0 sec 📋 Cursor: 0 sec
Basics	▼ SST	Signals	Naves	
Basics	L diam counter	Time	3 ns	h ns
General Rule		counter [15.0] -		
Assert	Type Signals		$\overline{\}$	
Assume	event smt_clock			
BMC	int smt_step	10) 111	This should be less than 2	22, not 0x8000.
▷ Ex: Counter			Why isn't it less than 22?	
Sol'n				
Clocked and <b>\$</b> past	Filter:	4.		
k Induction	Append Insert Replace		d'	
Bus Properties				
Free Variables				
Abstraction				
Invariants				
Multiple-Clocks				
Cover				
Sequences				
Quizzes				

#### **G** Examine the source

Welcome	Run: % gvim demo-rtl/counter.v
	What did wa da wrang?
Motivation	what did we do wrong?
Basics	<u>File Edit T</u> ools <u>Syntax Buffers Window H</u> elp
Basics	🚞 🖲 🔚 😫 👒 🤌 😹 🖻 😭 🔍 🔶 🖨 🖼 👶 🍕 💷 📎 🧐 🔯
General Rule	39 //
At	40 default_nettype none
Assert	41 //
Assume	<pre>42 module counter(i_clk, i_start_signal, o_busy);</pre>
BMC	43 parameter [15:0] MAX_AMOUNT = 22;
	44 //
⊳ Ex: Counter	45 Input wire I_Ctk;
Sol'n	47 input wire i start signal:
50111	48 output reg o busy:
Clacked and Spact	49
Clocked and spase	50 reg [15:0] counter;
7 1 1	51
k Induction	52 always @(posedge i clk)
	53 if ((i_start_signal)&&(counter == 0))
Bus Properties	54 counter <= MAX_AMOUNT-1'b1;
	55 else if (counter != 0)
Free Variables	56 counter <= counter - 1'b1;
	57
Abstraction	58 always @(*)
	59 0_busy <= (counter != 0);
Invariants	61 'ifdof EORMAL
	62 always $G(*)$
Multiple-Clocks	63 assert (counter < MAX AMOUNT) : Line CO. Llevels the
	64 endif
Cover	65 endmodule assertion that failed
Sequences	
Quizzes	

~11~

#### **G**<sup>T</sup> Examine the source

	Run % gwim demo-rtl/counter w
vveicome	
Motivation	What did we do wrong?
Basics	<u>File Edit Tools Syntax Buffers W</u> indow <u>H</u> elp
Basics	📄 🗉 🔚 😫 👒 🥙 🕁 🕸 📴 🔍 🔶 🗲 📾 🔡 👶 🍕 🗆 📎 🥹 🚳
General Rule	39 //
Assert	40 default_nettype none
Assumo	41 // 42 module counter(i clk, i start signal, o busy):
Assume	43 parameter [15:0] MAX AMOUNT = 22;
BMC	44 //
⊳ Ex: Counter	45 input wire i_clk;
Sol'n	40 // 47 input wire i start signal:
30111	47 Input wire i_start_signat,
Clashed and Enast	49
Clocked and Jpast	50 reg [15:0] counter:
1 Induction	51
k Induction	52 always @(posedge i clk)
	<pre>53 if ((i_start_signal)&amp;&amp;(counter == 0))</pre>
Bus Properties	54 counter <= MAX_AMOUNT-1'b1;
	55 else if (counter != 0)
Free Variables	<pre>56 counter &lt;= counter - 1'b1;</pre>
	57
Abstraction	58 always @(*)
	59 o_busy <= (counter != 0);
Invariants	60
	61 itdet FORMAL
Multiple Cleaks	62 always (d(*)
Multiple-Clocks	assert(counter < MAX_AMOUNT); Line 63, Here's the
C	65 andmodula
Cover	assertion_that_falled
	55,57-51 BOU
Sequences	
	Did you notice the missing initial statement?
Quizzes	

~11~

## G Illegal Initial State



## **G** Exercise

Welcome	Try adding in the initial statement, will it work?
Motivation	
Basics Basics General Rule	
Assert Assume	
BMC Ex: Counter ▷ Sol'n	
<u>Clocked and Spast</u>	
Bus Properties	
Free Variables Abstraction	
Invariants	
Multiple-Clocks Cover	
Sequences	
Quizzes	

### G

#### $\mathcal{M}$

#### Welcome

Motivation

Basics

Clocked and

⊳ \$past

Past

\$past Rule

Past Assertions

Past Valid

Examples

Ex: Busy Counter

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

#### **Clocked and \$past**

## **G** Lesson Overview

Wel	come
V V CI	come

Motivation

Basics

Clocked and **\$**past

⊳ Past

\$past Rule

Past Assertions

Past Valid

Examples

Ex: Busy Counter

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Our Objective:

• To learn how to make assertions crossing time intervals

– \$past()

- Before the beginning of time
  - Assumptions always hold
  - Assertions rarely hold
  - How to get around this with f\_past\_valid

## **G** The \$past operator

Welcome Motivation Basics Clocked and **\$**past

 $\triangleright$  Past

\$past Rule

Past Assertions

Past Valid

Examples

Ex: Busy Counter

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

**Spast**(X) Returns the value of X one clock ago. **Spast**(X,N) Returns the value of X N clocks ago. Depends upon a clock

– This is illegal

No clock is associated with the **\$past** operator.

- But you can do this

```
always @(posedge clk)
if (X)
    assert(Y == $past(Y));
```

## GT \$past Rule

Welcome

Motivation

Basics

Clocked and **\$**past

Past

▷ \$past Rule

Past Assertions

Past Valid

Examples

Ex: Busy Counter

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

#### \$past FV Rule

Only use \$past as a precondition

always @(posedge clk) if ((f\_past\_valid)&&(\$past(value))) assert(something);

Wel	come

Motivation

Basics

Clocked and \$past

Past

\$past Rule

▷ Past Assertions

Past Valid

Examples

Ex: Busy Counter

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Let's modify our counter, by creating some additional properties:

```
always @(*)
    assume(!i_start_signal);
```

```
always @(posedge clk)
    assert($past(counter == 0));
```

i\_start\_signal is now never true, so the counter should always be zero.

• assert(counter == 0);

This should always be true, since counter starts at zero, and is never changed from zero.

Will **assert**(**\$past**(counter == 0)); succeed?

You can find this file in exercise-02/pastassert.v

This fails

Welcome

Motivation

Basics

Clocked and \$past

Past

\$past Rule

▷ Past Assertions

Past Valid

Examples

Ex: Busy Counter

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

# always @(\*) assume(!i\_start\_signal);

```
always @(posedge clk)
    assert($past(counter == 0));
```

This fails

П

Welcome

Motivation

Basics

Clocked and **\$**past

Past

\$past Rule

▷ Past Assertions

Past Valid

Examples

Ex: Busy Counter

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

```
always @(*)
    assume(!i_start_signal);
```

```
always @(posedge clk)
    assert($past(counter == 0));
```

Before time, counter is unconstrained.

 The solver can make it take on any value it wants in order to make things fail

This will not show in the VCD file

This succeeds

Welcome

Motivation

Basics

Clocked and \$past

Past

\$past Rule

▷ Past Assertions

Past Valid

Examples

Ex: Busy Counter

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

```
always @(*)
    assume(!i_start_signal);
always @(*)
```

```
assert(counter == 0);
```

Let's try again:

Wel	come

Motivation

Basics

Clocked and \$past

Past

\$past Rule

▷ Past Assertions

Past Valid

Examples

Ex: Busy Counter

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

This should work, right?

Let's try again:

Motivation

Basics

Clocked and \$past

Past

\$past Rule

▷ Past Assertions

Past Valid

Examples

Ex: Busy Counter

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

always @(posedge clk)
if(\$past(i\_start\_signal))

 $assert(counter = MAX_AMOUNT - 1'b1);$ 

This should work, right? No, it fails.

i\_start\_signal is unconstrained before time counter is initially constrained to zero If i\_start\_signal is one before time, counter will still be zero when time begins

## **G f\_past\_valid**

Welcome	We can fix this with a register I call, f_past_valid:
Motivation	
Basics	reg i_past_valid;
<u>Clocked and </u> \$past Past	<b>initial</b> $f_{past_valid} = 1'b0;$
\$past Rule	always @(posedge clk)
Past Assertions	f nast valid $\leq 1'h1'$
▷ Past Valid	
Examples	
Ex: Busy Counter	always @(posedge clk)
k Induction	<pre>if ((f_past_valid)&amp;&amp;(\$past(i_start_signal)))</pre>
Bus Properties	$assert(counter = MAX_AMOUNT - 1'b1);$
Free Variables	
Abstraction	Will this work?
Invariants	
Multiple-Clocks	
Cover	
Sequences	
Quizzes	

## 

Welcome	We can fix this with a register I call, f_past_valid:
Motivation Basics	<pre>reg f_past_valid;</pre>
Clocked and <b>\$</b> past Past \$past Rule Past Assertions	<pre>initial f_past_valid = 1'b0; always @(posedge clk) f_past_valid &lt;= 1'b1;</pre>
<ul> <li>Past Valid</li> <li>Examples</li> <li>Ex: Busy Counter</li> <li>k Induction</li> </ul>	<pre>always @(posedge clk) if ((f_past_valid)&amp;&amp;(\$past(i_start_signal)))</pre>
Bus Properties Free Variables	<pre>assert(counter == MAX_AMOUNT-1'b1);</pre>
Abstraction	Will this work? Almost, but not yet.
Multiple-Clocks	
Cover Sequences	
Quizzes	

## Fixing the counter

```
Welcome
Motivation
Basics
Clocked and $past
Past
$past Rule
Past Assertions
▷ Past Valid
Examples
Ex: Busy Counter
k Induction
Bus Properties
Free Variables
Abstraction
Invariants
                          Multiple-Clocks
Cover
Sequences
Quizzes
```

What about the case where i\_start\_signal is raised while the counter isn't zero?

```
reg f_past_valid;
initial f_past_valid = 1'b0;
always @(posedge clk)
        f_past_valid <= 1'b1;</pre>
always @(posedge clk)
if ((f_past_valid)&&($past(i_start_signal))
                 \&\&((Spast(counter == 0)))
        assert (counter = MAX_AMOUNT-1'b1);
```

Will this work?

## **G** Fixing the counter

```
Welcome
Motivation
Basics
Clocked and $past
Past
$past Rule
Past Assertions
▷ Past Valid
Examples
Ex: Busy Counter
k Induction
Bus Properties
Free Variables
Abstraction
Invariants
                         Multiple-Clocks
Cover
                         Sequences
Quizzes
```

What about the case where i\_start\_signal is raised while the counter isn't zero?

Will this work? Yes, now it will work You'll find lots of references to f\_past\_valid in my own designs

## **GTExamples**

	L xamples
Welcome	Let's look at some practical examples
Motivation	
Basics	
Clocked and \$past Past \$past Rule Past Assertions Past Valid ▷ Examples Ex: Busy Counter k Induction	
Bus Properties	
Free Variables Abstraction	
Invariants	
Multiple-Clocks	
Cover	
Sequences	
Quizzes	

## **G** Reset example, #1

Motivation

Basics

Clocked and **\$**past

Past

\$past Rule

Past Assertions

Past Valid

 $\triangleright$  Examples

Ex: Busy Counter

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

The rule: Every design should start in the reset state.

```
initial assume(i_RESET);
```

What would be the difference between these two properties?

## **G** Reset example, #2

Welcome Motivation	The rule: On the clock following a reset, there should be no outstanding bus requests.
Basics Clocked and <b>\$</b> past Past \$past Rule Past Assertions	<pre>always @(posedge clk) if ((f_past_valid)&amp;&amp;(\$past(i_RESET)))</pre>
Past Valid ▷ Examples Ex: Busy Counter	
k Induction	
Bus Properties Free Variables	
Abstraction	
Invariants	
Multiple-Clocks	
Sequences	
Quizzes	

## **G** Reset example, #2

	Reset example, #2	
Welcome Motivation Basics Clocked and \$past	Two times registers must have their reset value Initially Following a reset	-vvv-
Past         \$past         Rule         Past         Assertions         Past         Valid         ▷         Examples         Ex:         Bus         Properties	<pre>always @(posedge clk) if ((!f_past_valid)  (\$past(i_reset))) begin</pre>	
Free Variables Abstraction Invariants Multiple-Clocks	end	
Cover Sequences Quizzes		

## **G** Bus example

	Dus example
Welcome Motivation	The rule: while a request is being made, the request cannot change until it is accepted.
Basics Clocked and \$past Past \$past Rule Past Assertions Past Valid ▷ Examples Ex: Busy Counter k Induction Bus Properties	<pre>always @(posedge clk) if ((f_past_valid)</pre>
Free Variables         Abstraction         Invariants         Multiple-Clocks         Cover         Sequences         Quizzes	

## **Ex: Busy Counter**

Welcome	Many of my projects include some type of "busy counter" ${}^{f V}$
Motivation Basics Clocked and \$past Past \$past Rule Past Assertions Past Valid Examples	<ul> <li>Serial port logic must wait for a baud clock Transmit characters must wait for the port to be idle</li> <li>I2C logic needs to slow the clock down</li> <li>SPI logic may also need to slow the clock down</li> <li>Objectives:</li> </ul>
	<ul> <li>Gain some confidence using formal methods to prove that alternative designs are equivalent</li> </ul>
Free Variables	
Invariants	
Multiple-Clocks Cover	
Quizzes	

## **G** Exercise: Busy Counter

```
Here's the basic design. It should look familiar.
Welcome
Motivation
                 parameter [15:0] MAX_AMOUNT = 22;
Basics
Clocked and $past
                           [15:0] counter;
                 reg
Past
$past Rule
                 initial counter = 0;
Past Assertions
Past Valid
                 always @(posedge i_clk)
Examples
                 if (i_reset)
  Ex: Busy
\triangleright Counter
                            counter \leq 0;
k Induction
                 else if ((i_start_signal)&&(counter == 0))
Bus Properties
                            counter \leq MAX_AMOUNT - 1'b1;
Free Variables
                 else if (counter != 0)
Abstraction
                            counter \leq counter -1;
Invariants
Multiple-Clocks
                 always Q(*)
Cover
                            o_busy = (counter != 0);
Sequences
Quizzes
```

## **G** Exercise: Busy Counter

Welcome	`
Motivation	E
Basics	-
Clocked and <b>\$</b> past	-
Past	
\$past Rule	~
Past Assertions	2
Past Valid	
Examples	_
Ex. Busy	
▷ Counter	
k Induction	
Bus Properties	
Free Variables	
Abstraction	
Invariants	
Multiple-Clocks	
Cover	
Sequences	
Quizzes	

You can find the design in exercise-03/busyctr.v. Exercise: Create the following properties:

- . i\_start\_signal may be raised at any time *No property needed here*
- Once raised, assume i\_start\_signal will remain high until it is high and the counter is no longer busy.
- 3. o\_busy will always be true while the counter is non-zero Make sure you check o\_busy both when counter == 0 and counter != 0

This requires an assertion

4. If the counter is non-zero, it should always be counting down Beware of the reset!

This requires another assertion

## **G** Exercise: Busy Counter

#### Let's draw this requirement out

2. Once raised, *assume* i\_start\_signal will remain high until it is high and the counter is no longer busy.



Ŵ	ല	come
• •	5	COILIC

Motivation

Basics

Clocked and **\$**past

Past

\$past Rule

Past Assertions

Past Valid

Examples

Ex: Busy ▷ Counter

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

## G Busy Counter, Part two

Make o\_busy a clocked register

Exercise:

1.

Welcome

Motivation

Basics

Clocked and **\$**past

Past

\$past Rule

Past Assertions

Past Valid

Examples

Ex: Busy ▷ Counter

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

always @(posedge i\_clk)
 o\_busy <= /\* your logic goes here \*/;</pre>

- 2. *Prove* that o\_busy is true if and only if the counter is non-zero
  - You can use this approach to adjust your design to meet timing
    - Shuffle logic from one clock to another, then
    - Prove the new design remains valid

### G

#### $\mathcal{M}$

#### Welcome

Motivation

Basics

Clocked and \$past

 $\triangleright k$  Induction

Lesson Overview

vs BMC

General Rule

The Trap

Results

Examples

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

#### k Induction
#### **G** Lesson Overview

Welcome
Motivation
Basics
Clocked and <b>\$</b> past
k Induction ▷ Lesson Overview vs BMC General Rule The Trap Results
Examples Rus Bronartias
Free Variables
Abstraction
Invariants
Multiple-Clocks
Cover
Sequences
Quizzes

If you want to formally verify your design, BMC is insufficient

- Bounded Model Checking (BMC) will only prove that your design is correct for the first N clocks.
- $\hfill\square$  It cannot prove that the design won't fail on the next clock, clock N+1
- This is the purpose of the *induction* step: proving correctness for all time

#### Our Goals

- Be able to explain what induction is
- Be able to explain why induction is valuable
- Know how to run induction
- What are the unique problems associated with induction

#### G From Pre-Calc

Welcome

Motivation

Basics

Clocked and **\$**past

k Induction

▷ Lesson Overview

vs BMC

General Rule

The Trap

Results

Examples

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Proof by induction has two steps:

1. **Base case:** Prove for N = 0 (or one)

2. Inductive step: Assume true for N, prove true for N + 1.

Example: Prove 
$$\sum_{n=0}^{N-1} x^n = \frac{1-x^N}{1-x}$$

• For N = 1, the sum is  $x^0$  or one

$$\sum_{n=0}^{N-1} x^n = x^0 = \frac{1-x}{1-x}$$

So this is true (for  $x \neq 1$ ). For the inductive step, we'll

- Assume true for N, then prove for N+1

#### **Proof**, continued

Welcome

Motivation

Basics

Clocked and \$past

k Induction

▷ Lesson Overview

vs BMC

General Rule

The Trap

Results

Examples

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Prove $\sum_{n=0}^{N-1} x^n = \frac{1-x^N}{1-x}$ for all $N$
- Assume true for $N$ , prove for $N+1$
$\sum_{n=0}^{N} x^n = x^N + \sum_{n=0}^{N-1} x^n = x^N + \frac{1-x^N}{1-x}$ $\square$ Prove for $N+1$
$\sum_{n=0}^{N} x^{n} = \frac{1-x}{1-x}x^{N} + \frac{1-x^{N}}{1-x}$

1 - x1 - x

This proves the inductive case. Hence this is true for all N (where N > 0 and  $x \neq 1$ )

Welcome

Motivation

Basics

Clocked and \$past

k Induction

▷ Lesson Overview

vs BMC

General Rule

The Trap

Results

Examples

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Suppose  $\forall n : P[n]$  is what we wish to prove

Traditional induction

- Base case: show P[0]- Inductive case: show  $P[n] \rightarrow P[n+1]$ 

 $\square$  k induction

- Base case: show 
$$\bigwedge_{k=0}^{N-1} P[k]$$

• k-induction step: 
$$\left(\bigwedge_{k=n-N+1}^{n} P[k]\right) \rightarrow P[n+1]$$

Welcome

Motivation

Basics

Clocked and \$past

k Induction

▷ Lesson Overview

vs BMC

General Rule

The Trap

Results

Examples

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Suppose  $\forall n : P[n]$  is what we wish to prove

Traditional induction

Base case: show P[0]
Inductive case: show P[n] → P[n+1]
k induction
Base case: show  $\bigwedge_{k=0}^{N-1} P[k]$ This is what we did with BMC
k-induction step:  $\left(\bigwedge_{k=n-N+1}^{n} P[k]\right) \rightarrow P[n+1]$ 

Welcome

Motivation

Basics

Clocked and \$past

k Induction

▷ Lesson Overview

vs BMC

General Rule

The Trap

Results

Examples

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Suppose  $\forall n : P[n]$  is what we wish to prove

Traditional induction

- Base case: show P[0]- Inductive case: show  $P[n] \rightarrow P[n+1]$ 

**A T** 

 $\square$  k induction

- Base case: show 
$$\bigwedge_{k=0}^{N-1} P[k]$$

- k-induction step: 
$$\left(\bigwedge_{k=n-N+1}^{n} P[k]\right) \rightarrow P[n+1]$$

This is our next step

Welcome

Motivation

Basics

Clocked and \$past

k Induction

▷ Lesson Overview

vs BMC

General Rule

The Trap

Results

Examples

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Suppose  $\forall n : P[n]$  is what we wish to prove

Traditional induction

- Base case: show P[0]- Inductive case: show  $P[n] \rightarrow P[n+1]$ 

**A T** 

 $\square$  k induction

- Base case: show 
$$\bigwedge_{k=0}^{N-1} P[k]$$

- k-induction step: 
$$\left(\bigwedge_{k=n-N+1}^{n} P\left[k\right]\right) \rightarrow P\left[n+1\right]$$

Why use k induction?

#### **G**<sup>-</sup>**Induction in Verification**

#### Welcome Motivation Basics Clocked and **\$**past k Induction ▷ Lesson Overview vs BMC General Rule The Trap Results Examples **Bus Properties** Free Variables Abstraction Invariants Multiple-Clocks Cover Sequences Quizzes

Formal verification uses k induction

#### Base case:

Assume the first N steps do not violate any assumptions, ... Prove that the first N steps do not violate any assertions. The is the BMC pass we've already done.

#### Inductive Step:

Assume N steps exist that neither violate any assumptions nor any assertions, and

Assume the N + 1 step violates no assumptions, . . .

*Prove* that the N + 1 step does not violate any *assertions*.

#### **G**<sup>T</sup> BMC vs Induction



#### G General Rule



### **G** Checkers

VVelcome	50
Motivation	П
Basics	
Clocked and <b>\$</b> past	
k Induction	
Lesson Overview	
vs BMC	
⊳ General Rule	W
The Trap	
Results	
Examples	
Bus Properties	
Free Variables	
Abstraction	
Invariants	
Multiple-Clocks	
Cover	

Sequences

Quizzes

Some assertions:

- Games are played on black squares
- Players will never have more than 12 pieces
- Only legal moves are possible
- Game is over when one side can no longer move

Where might the induction engine start?

# **G**<sup>-</sup> Checkers in the Library

Welcome								
Motivation								
Basics								
Clocked and <b>\$</b> past								
k Induction								
Lesson Overview								
vs BMC								
The Trap								
Results								
Examples								
Bus Properties								
Free Variables								
Abstraction				$\Box$				
Invariants								
Multiple-Clocks							$\square$	
Cover			<u>.</u>					
Sequences	Black	s goin	g to	move	and	win		
Quizzes								

M

#### **G**<sup>-</sup> Checkers in the Library

							_
Welcome							
Motivation							
Basics							
Clocked and <b>\$</b> past							
k Induction							
Lesson Overview							
vs BMC						$\bigcirc$	
⊳ General Rule							
The Trap							
Results							
Examples							
Bus Properties							
Free Variables							
Abstraction							
Invariants							
Multiple-Clocks							
Cover	\ A /	,					
Sequences	VV	nite's	goin	ig to	move	e and	win
Quizzes							

#### **G** Checkers in the Library

Welcome
Motivation
Basics
Clocked and <b>\$</b> pas
k Induction
Lesson Overview

vs BMC

▷ General Rule

The Trap

Results

Examples

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes



Black's going to ..., huh?

#### **G**<sup>-</sup> Checkers in the Library

Welcome			
Motivation			
Basics			
Clocked and <b>\$</b> past			
k Induction			
Lesson Overview			
vs BMC			
⊳ General Rule			
The Trap			
Results			
Examples			
Bus Properties			
Free Variables			
Abstraction			
Invariants			
Multiple-Clocks			
Cover			
Sequences	Wo	ould <sup>.</sup>	this p
Quizzes			

Welcome



Nould this pass our criteria?

#### **G** Checkers and Induction

#### What can we learn from Checkers?

Motivation

Welcome

Basics

Clocked and **\$**past

k Induction

Lesson Overview

vs BMC

▷ General Rule

The Trap

Results

Examples

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Inductive step starts in the *middle of the game* Only the assumptions and asserts are used to validate the game

All of the FF's (variables) start in arbitrary states These states are *only* constrained by your assumptions and assertions.

 Your formal constraints are required to limit the allowable states

# G The Trap



#### **G**<sup>T</sup> The Solution

Welcome

Motivation

Basics

Clocked and \$past

k Induction

Lesson Overview

vs BMC

General Rule

▷ The Trap

Results

Examples

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes



To make induction work, you must ....

assume unrealistic inputs will never happen assert any remaining unreachable states are illegal Induction often requires more properties than BMC alone

### **G** Results

Wel	come
V V CI	come

Motivation

Basics

Clocked and \$past

k Induction

Lesson Overview

vs BMC

General Rule

The Trap

 $\triangleright$  Results

Examples

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Unlike BMC, the results of induction might be inconclusive



The k induction pass will fail if your design doesn't have enough assertions.

## **G** Results

#### Welcome Motivation Basics Clocked and **\$**past k Induction Lesson Overview vs BMC General Rule The Trap $\triangleright$ Results Examples **Bus Properties** Free Variables Abstraction Invariants Multiple-Clocks Cover Sequences Quizzes

There's also a difference in when BMC and induction finish

BMC will finish early if the design FAILs
 Induction will finish early if the design PASSes
 In all other cases, they will take a full depth steps

You can use this fact to trim the depth of your proof

- Once induction succeeds, trim your proof depth to that length
  - This will immediately make your proof run that much faster

#### **GTExamples**

	Lxamples	
Welcome	<ul> <li>Let's look at some examples</li> </ul>	
Motivation		
Basics		
Clocked and <b>\$</b> past		
$\frac{k \text{ Induction}}{\text{Lesson Overview}}$ vs BMC General Rule The Trap Results $\triangleright \text{ Examples}$		
Bus Properties		
Free Variables		
Abstraction		
Invariants		
Multiple-Clocks		
Cover		
Sequences		
Quizzes		

#### G Another Counter

Motivation Basics Clocked and \$past k Induction Lesson Overview vs BMC General Rule The Trap Results  $\triangleright$  Examples **Bus Properties** Free Variables Abstraction Invariants Multiple-Clocks Cover Sequences Quizzes

Welcome

This design would pass *many* steps of BMC

```
reg [15:0] counter;
```

```
always @(*)
assert(counter < 16'd65000);
```

It will not pass induction. Can you explain why not?

#### G Another Counter

```
Here's another counter that will pass BMC, but not induction
Welcome
Motivation
                             [15:0]
                                        counter;
                  reg
Basics
Clocked and $past
                  initial counter = 0;
k Induction
                  always @(posedge clk)
Lesson Overview
                  if (counter == 16'd22)
vs BMC
General Rule
                              counter \leq 0;
The Trap
                  else
Results
                              counter \leq counter + 1'b1;
\triangleright Examples
Bus Properties
                  always Q(*)
Free Variables
                              assert (counter != 16'd500);
Abstraction
Invariants
                  Can you explain why not?
Multiple-Clocks
Cover
Sequences
Quizzes
```

# G Another Counter

Welcome	With one simple change, this design will now pass induction <b>V</b>
Motivation	reg [15.0] counter:
Basics	
Clocked and <b>\$</b> past	initial counter = $0$ :
k Induction	always O(posodgo clk)
Lesson Overview	
vs BMC	if (counter == 16'd22) $  $
General Rule	counter <= 0:
The Trap	
Results	erse
$\triangleright$ Examples	counter $<=$ counter $+$ 1'b1; $  $
Bus Properties	
Free Variables	always @(*)
Abstraction	assert(counter <= 16'd22);
Invariants	
Multiple-Clocks	See the difference?
Cover	
Sequences	
Quizzes	

 $\sqrt{\Lambda}$ 

#### **G** Shift Register Comparison

```
These shift registers will be equal during BMC, but require at
Welcome
                 least sixteen steps to pass induction
Motivation
Basics
                 reg [15:0] sa, sb;
Clocked and $past
                 initial sa = 0;
k Induction
                 initial sb = 0;
Lesson Overview
                 always @(posedge clk)
vs BMC
General Rule
The Trap
                             sa <= \{ sa[14:0], i_bit \};
Results
\triangleright Examples
                 always @(posedge clk)
Bus Properties
Free Variables
                             sb <= { sb[14:0], i_bit };
Abstraction
Invariants
                 always @(*)
Multiple-Clocks
                             assert(sa[15] = sb[15]);
Cover
Sequences
                 Can you explain why it would take so long?
Quizzes
```

#### **G** Shift Register Comparison

```
This design is almost identical to the last one, yet fails induction.
Welcome
                 The key difference is the if (i_ce).
Motivation
Basics
                 reg [15:0] sa, sb;
Clocked and $past
                 initial sa = 0;
k Induction
                 initial sb = 0;
Lesson Overview
                 always @(posedge clk)
vs BMC
General Rule
                 if (i_ce)
The Trap
                             sa <= \{ sa[14:0], i_bit \};
Results
\triangleright Examples
                 always @(posedge clk)
Bus Properties
                 if (i_ce)
Free Variables
                            sb <= { sb[14:0], i_bit };
Abstraction
Invariants
                 always @(*)
Multiple-Clocks
                             assert(sa[15] = sb[15]);
Cover
Sequences
                 Can you explain why this wouldn't pass?
Quizzes
```

#### **G** Fixing Shift Reg

Welcome	

Motivation

Basics

Clocked and \$past

k Induction

Lesson Overview

vs BMC

General Rule

The Trap

Results

▷ Examples

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Several approaches to fixing this:

#### 1. assume(i\_ce);

### **G** Fixing Shift Reg

Welcome	Severa
Motivation	1 20
Basics	
Clocked and <b>\$</b> past	ע ר
k Induction	2. o <u>p</u>
vs BMC General Rule The Trap Results ▷ Examples Bus Properties Free Variables Abstraction Invariants Multiple-Clocks Cover	
Sequences	
Quizzes	

Several approaches to fixing this:

- . assume(i\_ce); Doesn't really test the design
- . opt\_merge -share\_all, yosys option

### **G** Fixing Shift Reg

Welcome
Motivation
Basics
Clocked and <b>\$</b> past
k Induction
Lesson Overview
vs BMC
General Rule
The Trap
Results
$\triangleright$ Examples
Bus Properties
Free Variables
Abstraction
Invariants
Multiple-Clocks
Cover
Sequences
Quizzes

Several approaches to fixing this:

- assume(i\_ce); *Doesn't really test the design* opt\_merge -share\_all, yosys option *Works for some designs*
- 3. assert(sa == sb);

### **G**<sup>-</sup> Fixing Shift Reg

Welcome
Motivation
Basics
Clocked and <b>\$</b> past
k Induction
Lesson Overview
vs BMC
General Rule
The Trap
Results
▷ Examples
Bus Properties
Free Variables
Abstraction
Invariants
Multiple-Clocks
Cover
Sequences
Quizzes

Several approaches to fixing this:

- assume(i\_ce); *Doesn't really test the design* opt\_merge -share\_all, yosys option *Works for some designs*
- 3. assert(sa == sb);
  - Best, but only works when sa and sb are visible
- 4. Insist on no more than M clocks between i\_ce's

## **G**<sup>-</sup> Fixing Shift Reg

Welcome	Se
Motivation	1
Basics	Τ.
Clocked and <b>\$</b> past	2
k Induction	۷.
Lesson Overview	
vs BMC	2
General Rule	5.
The Trap	
Results	Л
$\triangleright$ Examples	4.
Bus Properties	5.
Free Variables	
Abstraction	
Invariants	
Multiple-Clocks	
Cover	
Sequences	
Quizzes	

Several approaches to fixing this:

- assume(i\_ce); Doesn't really test the design opt\_merge -share\_all, yosys option Works for some designs
- assert(sa == sb);

Best, but only works when sa and sb are visible Insist on no more than M clocks between i\_ce's

- . Use a different prover, under the [engines] option
  - smtbmc
  - abc pdr
  - aiger suprove

## **G**<sup>-</sup> Fixing Shift Reg

Welcome	Sev	eral approac
Motivation         Basics         Clocked and \$past         k Induction         Lesson Overview         vs BMC         General Rule         The Trap         Results         ▷ Examples	1. 2. 3. 4.	assume(i_c Doesn't rea opt_merge - Works for s assert(sa = Best, but of Insist on no Use a different
Free Variables Abstraction Invariants Multiple-Clocks Cover Sequences Quizzes		<ul> <li>smtbmc</li> <li>abc pdr</li> <li>aiger s</li> </ul>

hes to fixing this: e); lly test the design -share\_all, yosys option ome designs = sb); nly works when sa and sb are visible more than M clocks between i\_ce's ent prover, under the [engines] option Inconclusive Proof (Induction fails) Pass r

suprove Pass

#### **Fixing Shift Reg**

Welcome	Several approaches to fixing this:
MotivationBasicsClocked and \$pastk InductionLesson Overviewvs BMCGeneral RuleThe TrapResults▷ ExamplesBus Properties	<ol> <li>assume(i_ce); Doesn't really test the design     </li> <li>opt_merge -share_all, yosys option Works for some designs     </li> <li>assert(sa == sb); Best, but only works when sa and sb are visible         Insist on no more than M clocks between i_ce's         Use a different prover, under the [engines] option     </li> </ol>
Free Variables Abstraction Invariants Multiple-Clocks Cover Sequences Quizzes	<ul> <li>smtbmc</li> <li>abc pdr</li> <li>aiger suprove</li> <li>Pass</li> <li>Most of these options work for <i>some</i> designs only</li> </ul>

# **G** SymbiYosys

Welcome	Here's how we'll change our sby file:	VV
Motivation	[ontions]	
Basics	mode prove	
Clocked and <b>\$</b> past		
<u>k</u> Induction Lesson Overview vs BMC General Rule	[engines] smtbmc	
The Trap	[covint]	
Results		
$\triangleright$ Examples	read -formal module.v	
Bus Properties	<i># other files would go here</i>	
Free Variables	<pre>prep -top module</pre>	
Abstraction	opt_merge -share_all	
Invariants		
Multiple-Clocks	[files]	
Cover	/path-to/module.v	
Sequences		
Quizzes		

 $\sqrt{\Lambda}$ 

# G SymbiYosys

```
Here's how we'll change our sby file:
Welcome
Motivation
                 [options]
Basics
                Clocked and $past
k Induction
                 [engines]
Lesson Overview
                smtbmc
vs BMC
General Rule
The Trap
                 [script]
Results
                read -formal module.v
\triangleright Examples
                # ... other files would go here
Bus Properties
                prep -top module
Free Variables
                opt_merge -share_all
Abstraction
Invariants
                 [files]
Multiple-Clocks
                 ../path-to/module.v
Cover
Sequences
Quizzes
```

# **G** SymbiYosys

Welcome	Here's how we'll change our sby file:	Vv
Motivation	[options]	
Basics	mode prove	
Clocked and <b>\$</b> past		
k Induction Lesson Overview vs BMC	[engines] smtbmc	
General Rule		
Results	[script]	
$\triangleright$ Examples	<b>read</b> -formal module.v	
Bus Properties	<i># other files would go here</i>	
Free Variables	<pre>prep -top module</pre>	
Abstraction	opt_merge -share_all	
Invariants		
Multiple-Clocks	[files]	
Cover	/path-to/module.v	
Sequences		
Quizzes		

 $\sqrt{\Lambda}$
# **G** SymbiYosys

Welcome	Here's how we'll change our sby file:	VV
Motivation	[options]	
Basics	mode prove	
Clocked and <b>\$</b> past		
k Induction	[engines]	
Lesson Overview vs BMC	smtbmc	
General Rule		
The Trap	[script]	
Results	read -formal module v	
Bus Properties	# other files would go here	
Free Variables	prep -top module	
Abstraction	opt_merge —share_all ← Here's where opt_merge wo	uld go
Invariants		
Multiple-Clocks	[files]	
Cover	/path-to/module.v	
Sequences		
Quizzes		

 $\mathcal{M}$ 

		^^^^^
Welcome	Exercise #4: dblpipe.v	۷V
Motivation		
Basics	i_ce	, , i_data, o_data);
Clocked and \$past		
k Induction		
Lesson Overview		to belato.
vs BMC	wire a_da	ta, D_data;
General Rule		
Results	lfsr_fib	one(i_clk, 1'b0, i_ce,
▷ Examples		i_data, a_data);
Bus Properties	lfsr_fib	two(i_clk, 1'b0, i_ce,
Free Variables		i_data, b_data);
Abstraction		
Invariants	initial o_da	ta = 1'b0;
Multiple-Clocks	always @(pos	e <b>dge</b> i_clk)
Cover	o_da	ta <= a_data ^ b_data;
Sequences	endmodule	
Quizzes		

Exercise #4: dblpipe.v

Welcome
---------

Motivation

Basics

Clocked and \$past

k Induction

Lesson Overview

vs BMC

General Rule

The Trap

Results

▷ Examples

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

 lfsr\_fib just implements a Fibonacci linear feedback shift register,



$$sreg[(LN-2):0] \le sreg[(LN-1):1];$$
  
 $sreg[(LN-1)] \le (^(sreg \& TAPS)) ^ i_i;$ 

Welcome	Exercise #4: dblpipe.v, lfsr_fib.v
Motivation Basics	<b>reg</b> [(LN-1):0] sreg;
Clocked and <b>\$</b> past	initial sreg = INITIAL_FILL;
<u>k</u> Induction Lesson Overview	always @(posedge i_clk)
vs BMC	if (i_reset)
General Rule	<pre>sreg &lt;= INITIAL_FILL;</pre>
The Trap Results	else if (i_ce)
$\triangleright$ Examples	<b>begin</b> // Basic shift register update operation
Bus Properties	sreg[(LN-2):0] <= sreg[(LN-1):1];
Free Variables	$sreg[(LN-1)] \le ((sreg \& TAPS)) \hat{i_in};$
Abstraction	end
Invariants	
Multiple-Clocks	<pre>assign o_bit = sreg[0];</pre>
Cover	
Sequences Quizzes	Both registers one and two use the exact same logic

Welcome

Motivation

Basics

Clocked and \$past

k Induction

Lesson Overview

vs BMC

General Rule

The Trap

Results

▷ Examples

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Exercise #4:

□ Using dblpipe.v

- Prove that the output, o\_data, is zero

# **G** Ex: LFSRs

Welcome Motivation Basics Clocked and \$past k Induction Lesson Overview vs BMC General Rule The Trap Results ▷ Examples Bus Properties Free Variables Abstraction Invariants Multiple-Clocks Cover Sequences Quizzes	<ul> <li>Galois and Fibonacci are supposedly identical</li> <li>Galois <ul> <li>Galois</li> <li>Fibonacci</li> <li>Fibonacci</li> <li>Input Galois</li> <li>Exercise #5 will be to prove these two implementations are identical</li> </ul> </li> </ul>

# G Ex: LFSRs

Welcome

Motivation

Basics

Clocked and \$past

k Induction

Lesson Overview

vs BMC

General Rule

The Trap

Results

 $\triangleright$  Examples

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Exercise #5:

exercise-05/ contains files lfsr\_equiv.v, lfsr\_gal.v, and lfsr\_fib.v.

Ifsr\_gal.v contains a Galois version of an LFSR

- lfsr\_fib.v contains a Fibonacci version of the same LFSR
- Ifsr\_equiv.v contains an assertion that these are equivalent

Prove that these are truly equivalent shift registers.

#### G Where is the bug?

Welcome	Following an induction failure, look over the trace
Motivation	Signals Waves 100 ns 1200 ns
Basics	i_areset_n
Clocked and <b>\$</b> past	i_slow_clk
k Induction	o_word[9:0] 180 80 (20
Lesson Overview	
vs BMC	
General Rule	If you see a problem in section
The Trap	
Results	A You have a missing one or more assertions
▷ Examples	You'll only have this problem with induction.
Bus Properties	
Free Variables	B You have a failing assert @(posedge clk)
Abstraction	C You have a failing assert @(*)
	These latter two indicate a potential logic failure, but they
Invariants	aculd still be sourced by property foilures
Multiple-Clocks	could still be caused by property failures.
Cover	
Sequences	
Quizzes	

#### G

#### M

#### Welcome

Motivation

Basics

Clocked and \$past

k Induction

 $\triangleright$  Bus Properties

Ex: WB Bus

AXI

Avalon

Wishbone

WB Basics

WB Basics

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

#### **Bus Properties**

#### GT Ex: WB Bus

Welcome Motivation	We have everythi bus
Basics Clocked and <b>\$</b> past <u>k</u> Induction	<ul> <li>This lesson was</li> <li>Our Objectives:</li> </ul>
Bus Properties▷ Ex: WB BusAXIAvalonWishboneWB BasicsWB BasicsFree VariablesAbstractionInvariantsMultiple-ClocksCoverSequencesQuizzes	<ul> <li>Learn to apply practical</li> <li>Learn to build</li> <li>Help lead up</li> </ul>

le have everything we need now to write formal properties for a

- This lesson walks through an example the Wishbone Bus Our Objectives:
- Learn to apply formal methods to something imminently practical
- Learn to build the formal description of a bus componentHelp lead up to a bus arbiter component

#### G AXI Channels



#### G Avalon Channels



# GT Wishbone Channels

Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Ex: WB Bus

AXI

Avalon

▷ Wishbone

WB Basics

WB Basics

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes



Why use the Wishbone? *It's simpler!* 

# **G** WB Signals

		1415	
Welcome	From the mast	ter's perspective:	
Motivation		Specification name	My name
Basics		CYC_0	o_wb_cyc
Clocked and <b>\$</b> past		STB_O	o_wb_stb
k Induction		WE_O	o_wb_we
Bus Properties		ADDR_O	o_wb_addr
AXI		DATA_O	o_wb_data
Avalon Wishbone		SEL_O	o_wb_sel
▷ WB Basics		STALL_I	i_wb_stall
WB Basics		ACK_I	i_wb_ack
Abstraction		DATA_I	i_wb_data
Invariants		ERR I	i wb err
Multiple-Clocks			
Cover			
Sequences			
Quizzes			

# **G** WB Signals

	VVB Sigi	nais		. ^
Welcome	From the slave	e's perspective:		~
Motivation		Specification name	My name	
Basics		CYC_I	i_wb_cyc	
Clocked and <b>\$</b> past		STB_I	i_wb_stb	
k Induction		WE_I	i_wb_we	
Bus Properties		ADDR_I	i_wb_addr	
AXI		DATA_I	i_wb_data	
Avalon Wishbone		SEL_I	i_wb_sel	
> WB Basics	:	STALL O	o wb stall	
WB Basics			o wb ack	
Abstraction		DATA_O	o_wb_data	
Invariants				
Multiple-Clocks	т		o_wb_err	
Cover	io swap persp	ectives from master to	slave	
Sequences	Swap the p	oort direction		
Quizzes	Swap the a	ssume() statements for	assert()s	
		••	.,	

# G Single Read

Multiple-Clocks

Cover

Sequences

Quizzes



- If CYC goes low mid-transaction, the transaction is aborted
  - While STB and STALL are active, the request cannot change
  - One request is made for every clock with STB and !STALL

# **G** Single Read

	Single Keau
Welcome Motivation Basics Clocked and $past$ k Induction Bus Properties Ex: WB Bus AXI Avalon Wishbone $\triangleright$ WB Basics WB Basics	CLK o_CYC o_STB o_WE o_ADDRA0 o_DATA i_STALL i_ACK j_DATA D0 /
Abstraction Invariants Multiple-Clocks Cover Sequences Quizzes	<ul> <li>One ACK response per request</li> <li>No ACKs allowed when the bus is idle</li> <li>No way to stall the ACK line</li> <li>The bus result is in i_DATA when i_ACK is true</li> </ul>

# **G**<sup>T</sup> Three Writes

Multiple-Clocks

Cover

Sequences

Quizzes

Welcome Motivation	CLK o_CYC	
Basics Clocked and \$past k Induction Bus Properties	o_STB o_WE o_ADDR	A1 A2 A3
Ex: WB Bus AXI Avalon Wishbone ▷ WB Basics WB Basics	o_DATA i_STALL i_ACK	
Free Variables Abstraction Invariants	Let's start b	ouilding some formal properties

• 1

#### G CYC and STB

Welcome

Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Ex: WB Bus

AXI

Avalon

Wishbone

▷ WB Basics

WB Basics

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

The bus starts out idle, and returns to idle after a reset

end

#### G CYC and STB

Welcome

Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Ex: WB Bus

AXI

Avalon

Wishbone

▷ WB Basics

WB Basics

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

The bus starts out idle, and returns to idle after a reset

end

STB is low whenever CYC is low

```
always @(*)
if (!o_wb_cyc)
    assert(!o_wb_stb);
```

#### **G**<sup>T</sup> The Master Waits

Welcome

Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Ex: WB Bus

AXI

Avalon

Wishbone

▷ WB Basics

WB Basics

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

While STB and STALL are active, the request doesn't change

Did we get it?

#### **G**<sup>T</sup> The Master Waits

Welcome

Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Ex: WB Bus

AXI

Avalon

Wishbone

▷ WB Basics

WB Basics

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

While STB and STALL are active, the request doesn't change

Did we get it? Well, not quite
 o\_data is a don't care for any read request

#### **G**<sup>T</sup> The Master Waits

Welcome

Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Ex: WB Bus

AXI

Avalon

Wishbone

▷ WB Basics

WB Basics

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

While STB and STALL are active, the request doesn't change

```
assign f_rd_request = { o_stb, o_we, o_addr };
assign f_wr_request = { f_rd_request, o_data };
```

```
always @(posedge clk)
if ((f_past_valid)
    &&($past(o_wb_stb))&&($past(i_wb_stall)))
begin
    // First, for reads—o_data is a don't care
    if ($past(!i_wb_we))
        assert(f_rd_request == $past(f_rd_request));
    // Second, for writes—o_data must not change
```

# GT CYC and STB

		$-\Lambda\Lambda$
Welcome Motivation Basics	<ul> <li>No acknowledgements without a request</li> <li>No errors without a request</li> <li>Following any error, the bus cycle ends</li> </ul>	-vvv-
<u>Clocked and Spast</u> k Induction	<ul> <li>A bus cycle can be terminated early</li> </ul>	
Bus Properties Ex: WB Bus AXI Avalon Wishbone WB Basics ▷ WB Basics Free Variables		
Abstraction Invariants		
Multiple-Clocks		
Cover Sequences Quizzes		

# **G** Bus example

Welcome Motivation	The rule: the slave (external) cannot stall the master more than F_OPT_MAXSTALL counts:
Basics         Clocked and \$past         k Induction         Bus Properties         Ex: WB Bus         AXI         Avalon         Wishbone         WB Basics         ▷ WB Basics         Free Variables	<pre>initial f_stall_count = 0; always @(posedge i_clk) if ((i_reset)  (!o_CYC)   ((o_STB)&amp;&amp;(!i_STALL)))) f_stall_count &lt;= 0; else if (o_STB) f_stall_count &lt;= f_stall_count + 1'b1; always @(posedge i_clk) if (o_CYC)</pre>
Abstraction	<pre>assume(f_stall_count &lt; F_OPT_MAXSTALL);</pre>
Multiple-Clocks Cover	This solves the i_ce problem, this time with the i_STALL signal
Sequences Quizzes	

#### **G** Bus example

```
The rule: the slave can only respond to requests
Welcome
Motivation
                 initial f_nreqs = 0;
Basics
                 always @(posedge clk)
Clocked and $past
                 if ((i_reset)||(!i_CYC))
k Induction
                      f_nreqs \ll 1'b0;
Bus Properties
                 else if ((i_STB)&&(!o_STALL))
Ex: WB Bus
                      f_nreqs <= f_nreqs + 1'b1;</pre>
AXI
                 // Similar counter for acknowledgements
Avalon
Wishbone
                 always Q(*)
WB Basics
                 if (f_nreqs == f_nacks)
\triangleright WB Basics
                       assert (!o_ACK);
Free Variables
Abstraction
                 The logic above almost works. Can any one spot the problems?
Invariants
Multiple-Clocks
Cover
Sequences
Quizzes
```

#### GT Two Exercises

Welcome	
Motivation	
Basics	
Clocked and <b>\$</b> past	
k Induction	
Bus Properties	
Ex: WB Bus	
AXI	
Avalon	
Wishbone	
WB Basics	
▷ WB Basics	
Free Variables	
Abstraction	
Invariants	
Multiple-Clocks	
Cover	
Sequences	
Quizzes	

Let's build up to proving a WB arbiter

Let's prove  $(BMC + k-Induction) \dots$ 

- 1. Exercise #6: A simple arbiter
   exercise-06/reqarb.v
- 2. Exercise #7: Then a Wishbone bus arbiter exercise-07/wbpriarbiter.v
- Given a set of bus properties: fwb\_slave.v

#### **G** Simple Arbiter



#### **G** Simple Arbiter



#### **G** Simple Arbiter



#### **G** WB Arbiter



# GI WB Arbiter



# GI WB Arbiter



# GI WB Arbiter



# **G** WB Arbiter



# **G** WB Arbiter


## **G** WB Arbiter



# **G** WB Arbiter



#### **G** File Structure

Wel	come
-----	------

Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Ex: WB Bus

AXI

Avalon

Wishbone

WB Basics

▷ WB Basics

Free	Variables	

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes



Traditional test-bench file structure

- Doesn't work with yosys formal
- Why not?

## **G** Single File

	Single File
Welcome Motivation Basics Clocked and \$past k Induction Bus Properties Ex: WB Bus AXI Avalon Wishbone WB Basics ▷ WB Basics Free Variables	Module under test Formal section
Abstraction Invariants Multiple-Clocks Cover Sequences Quizzes	<ul> <li>Formal Properties can be placed at the bottom</li> <li>This works well for testing some modules</li> <li>What's the limitation?</li> </ul>

#### G Multiple Files

Welcome	
Motivation	
Basics	
Clocked and <b>\$</b> past	
k Induction	
Bus Properties	
Ex: WB Bus	
AXI	
Avalon	
Wishbone	
WB Basics	П
▷ WB Basics	
Free Variables	
Abstraction	
Invariants	
Multiple-Clocks	
Cover	
Sequences	
Quizzes	



- Design with multiple files
- They were each formally correct
- Problems?

## G Multiple Files

Welcome	
Motivation	
Basics	
Clocked and <b>\$</b> past	
k Induction	
Bus Properties Ex: WB Bus	
AXI	
Avalon	
Wishbone	
WB Basics	
▷ WB Basics	
Free Variables	
Abstraction	
Invariants	
Multiple-Clocks	
Cover	
Sequences	
Quizzes	



- Design with multiple files
- They were each formally correct
- Problems? Yes! In induction
- State variables needed to be formally synchronized (assert())

#### G Multiple Files



#### G

#### $\mathcal{M}$

#### Welcome

Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

 $\triangleright$  Free Variables

Lesson Overview

Formal

Memory

So what?

Rule

Discussion

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

#### **Free Variables**

#### **Lesson Overview**

Welcome	When dealing with memory,
Motivation Basics Clocked and <b>\$</b> past	<ul> <li>Testing the entire memory i</li> <li>Testing an arbitrary value is</li> </ul>
k Induction Bus Properties	It's time to discuss (* anycons Objectives
Free Variables ▷ Lesson Overview Formal Memory So what? Rule Discussion <u>Abstraction</u> Invariants Multiple Clocks	<ul> <li>Understand what a free var</li> <li>Understand how (* anycons used to create free variables</li> <li>Learn how you can use free memory interfaces</li> </ul>
Multiple-Clocks Cover Sequences Quizzes	

re memory is not required rary value is

```
(* anyconst *) and (* anyseq *)
```

- t a free variable is
- (\* anyconst \*) and (\* anyseq \*) can be ree variables
- can use free variables to validate memory and es

GT	any*
Welcome	<pre> • (* anyconst *) • (* anyconst *)</pre>
Motivation Basics	(*  anyconst  *)  wire  [N-1:0]  cval;
Clocked and \$past         k Induction         Bus Properties         Free Variables         Lesson Overview         ▷ Formal	<ul> <li>Can be anything</li> <li>Defined at the beginning of time</li> <li>Never changed</li> </ul>
Memory So what? Rule Discussion	<pre>(* anyseq *)   (* anyseq *) wire [N-1:0] sval;</pre>
Abstraction Invariants	<ul> <li>Can change from one timestep to the next</li> </ul>
Multiple-Clocks	Both can still be constrained via assume() statements
Sequences	
Quizzes	

# G Memory

Welcome

Motivation

Basics

Clocked and **\$**past

k Induction

```
Bus Properties
```

Free Variables

Lesson Overview

Formal

▷ Memory

So what?

Rule

Discussion

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

How might you verify a memory with this?

 $(* \text{ anyconst } *) \text{ wire } [AW-1:0] \text{ f_const_addr;}$ reg  $[DW-1:0] \text{ f_mem_value;}$ 

#### **G** So what?

```
Welcome
```

Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

Lesson Overview

Formal

Memory

 $\triangleright$  So what?

Rule

Discussion

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Consider the specification of a prefetch

• The contract

(*	anyconst	*)	wire	[31:0]	f_const_data;
alw	ays ©(pos	sedge	i_clk)		
if	((o_valid	1)&&(	o_pc ===	f_const_	addr))
	asse	e <b>rt</b> (c	_insn ===	f_const	;_data);

You'll also need to assume a bus input

#### **G** Rule of Free Variables

Welcome	Ho
Welcome	
Motivation	
Basics	
Clocked and \$past	
k Induction	
Bus Properties	
Free Variables	
Lesson Overview	
Formal	
Memory	
So what?	l
⊳ Rule	
Discussion	
Abstraction	
Invariants	
Multiple-Clocks	
Cover	
Sequences	
Quizzes	

How would our general rule apply here?

Assume inputs, assert internal state and outputs

Both (\* anyconst \*) and (\* anyseq \*) act like inputs

You could have written

```
input wire i_value;
```

```
always @(posedge i_clk)
    assume(i_value == $past(i_value));
```

```
for the same effect as (* anyconst *)
assume() them therefore, and not assert()
```

#### **G** Ex: Flash Controller

```
This works for a flash (or other ROM) controller too:
Welcome
Motivation
                 (* \text{ anyconst } *) \text{ wire } [AW-1:0] f_addr;
Basics
                  (* \text{ anyconst } *) \text{ wire } [DW-1:0] \text{ f_data};
Clocked and $past
k Induction
                 always @(*)
Bus Properties
                  if ((o_wb_ack)&&(f_request_addr == f_addr))
Free Variables
                             assert(o_wb_data == f_data);
Lesson Overview
Formal
                 Don't forget the corollary assumptions!
Memory
So what?
▷ Rule
                 always Q(*)
Discussion
                  if (f_request_addr == f_addr)
Abstraction
                             assume(i_spi_miso
Invariants
                                        == f_data[controller_state]);
Multiple-Clocks
Cover
                 ... or something similar
Sequences
Quizzes
```

#### G Ex: Serial Port

```
Welcome
Motivation
Basics
Clocked and $past
                      always Q(*)
k Induction
Bus Properties
Free Variables
Lesson Overview
Formal
                       if (f_tx_busy)
Memory
So what?
▷ Rule
Discussion
                      You can then
Abstraction
Invariants
                      Multiple-Clocks
                      Cover
Sequences
Quizzes
```

You can use this to build a serial port transmitter

```
(* anyseq *) wire f_tx_start;
(* anyseq *) wire [7:0] f_tx_data;
always @(*)
if (f_tx_busy)
            assume(!f_tx_start);
always @(posedge f_txclk)
if (f_tw_busy)
```

```
assume(f_tx_data == $past(f_tx_data));
```

```
Tie assertions to partially received data ... and pass induction
```

#### **G** Discussion

Welcome Motivation	How would you use free variables to verify a cache implementation?	
Basics		
Clocked and \$past		
k Induction		
Bus Properties		
Free Variables Lesson Overview Formal Memory So what? Rule ▷ Discussion		
Abstraction		
Invariants		
Multiple-Clocks		
Cover		
Sequences		
Quizzes		

#### **G** Discussion

Welcome	How wo
Motivation	impleme
Basics	
Clocked and \$past	HINT
k Induction	
Bus Properties	
Free Variables	
Lesson Overview	
Formal	
Memory	
So what?	
Rule	
Discussion	
Abstraction	
Invariants	
Multiple-Clocks	
Cover	
Sequences	
Quizzes	

How would you use free variables to verify a cache mplementation?

Hint: you only need three properties for the cache contract

#### G

#### M

#### Welcome

Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

▷ Abstraction

Lesson Overview

Formal

Proof

Pictures

Examples

Exercise

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

#### Abstraction

#### **G** Lesson Overview

Welcome
Motivation
Basics
Clocked and <b>\$</b> past
k Induction
Bus Properties
Free Variables
Abstraction
⊳ Lesson Overview
Formal
Proof
Pictures
Examples
Exercise
Invariants
Multiple-Clocks
Cover
Sequences
Quizzes

- Proving simple modules is easy.
   What about large and complex ones?
- It's time to discus *abstraction*.
- Objectives
- Understand what abstraction is
- Gain confidence in the idea of abstraction
- Understand how to reduce a design via abstraction

#### G Abstraction Formally

Welcome

#### Formally, if

Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Free Variables

Abstraction

Lesson Overview

▷ Formal

Proof

Pictures

Examples

Exercise

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

 $A \to C$ 

#### then we can also say that

 $(AB) \to C$ 

#### G Formal Proof

Welcome	Shall we go over the p	roof?
Motivation		
Basics	$A \to C \Rightarrow$	$\neg A$
Clocked and <b>\$</b> past		True
k Induction		(/
Bus Properties		$(\neg F$
Free Variables		Rea
Abstraction		$\neg A$
Lesson Overview		,
Formal		( ∠
▷ Proof		–
Pictures		Exp
Examples		(
Exercise		(AE
Invariants		
Multiple-Clocks	Q.E.D.!	
Cover		
Sequences		
Quizzes		

 $C \Rightarrow \neg A \lor C = \text{True}$ True or anything is still true, so  $(\neg A \lor C) \lor \neg B$ Rearranging terms  $\neg A \lor \neg B \lor C$   $\neg (AB) \lor C$ Expressing as an implication  $(AB) \rightarrow C$ 

## **G** So what?

Welcome
Motivation
Basics
Clocked and \$past
k Induction
Bus Properties
Free Variables
Abstraction
Lesson Overview
Formal
⊳ Proof
Pictures
Framples
Examples
LXEICISE
Invariants
Multiple-Clocks
Cover
Sequences
Quizzes

With every additional module,

- Formal verification becomes more difficult
- Complexity increases exponentially
- You only have so many hours and dollars
- On the other hand,
- Anything you can simplify by abstraction ...
   is one less thing you need to prove

#### GT In Pictures

vveicome	We	lcome
----------	----	-------

Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Lesson Overview

Formal

Proof

 $\triangleright$  Pictures

Examples

Exercise

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes



Suppose your state space looked like this

It takes many transitions required to get to interesting states

#### GT In Pictures

Welcome	
---------	--

Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Lesson Overview

Formal

Proof

 $\triangleright$  Pictures

Examples

Exercise

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes



Suppose we added to this design ...

- Some additional states, and
  - Additional transitions

The *real* states and transitions must still remain

#### GT In Pictures

Welcome	
---------	--

Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Lesson Overview

Formal

Proof

 $\triangleright$  Pictures

Examples

Exercise

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes



If this new design still passes, then ...

Since the original design is a subset ...

The original design must also still pass

If done well, the new design will require less effort to prove

# GT A CPU



# GT A CPU



## G Prefetch

П

Motivation

Basics

Clocked and \$past

k Induction

```
Bus Properties
```

```
Free Variables
```

```
Abstraction
```

Lesson Overview

Formal

Proof

 $\triangleright$  Pictures

Examples

Exercise

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Let's consider a prefetch module as an example.



If you do this right,

- Any internally consistent Prefetch, that properly responds to the CPU, and interacts properly with the bus,
- must work!

Care to try a different prefetch approach?

## **CT** Drofotch

	Prefetch
Welcome Motivation Basics Clocked and \$past k Induction Bus Properties Free Variables Abstraction Lesson Overview Formal Proof ▷ Pictures Examples Exercise Invariants Multiple-Clocks Cover Sequences Quizzes	Suppose the prefetch was just a shell CPU Interface No connection Wishbone Bus It would still interact properly with The bus, and The CPU It just might not return values from the bus to the CPU

## G Prefetch

Suppose the prefetch was just a shell Welcome **CPU** Interface Motivation Basics No connection Clocked and \$past Wishbone Bus k Induction **Bus Properties** If the CPU still acted "correctly" Free Variables With either the right, or the wrong instructions, then Abstraction Lesson Overview The CPU must act correctly with the right instructions Formal Proof  $\triangleright$  Pictures Examples Exercise Invariants Multiple-Clocks Cover Sequences Quizzes

# **GTExamples**

Welcome	Consider these statements:
Motivation	
Clocked and \$past          k       Induction         Bus       Properties         Free       Variables	lf And Then
Abstraction Lesson Overview Formal Proof Pictures D Examples Exercise	
Invariants Multiple-Clocks	
Cover Sequences	
Quizzes	

 $\mathcal{M}$ 

Welcome	Co
Motivation	
Basics	
Clocked and <b>\$</b> past	
k Induction	۸
Bus Properties	Ar
Free Variables	The
Abstraction	
Lesson Overview	
Formal	
Proof	
Pictures	
$\triangleright$ Examples	
Exercise	
Invariants	
Multiple-Clocks	
Cover	
Sequences	
Quizzes	

Consider these statements:

- Prefetch is bus master, interfaces w/CPU
- If (Prefetch responds to CPU insn requests) nd (Prefetch produces the right instructions) en (The prefetch works within the design)

Welcome	Cons
vveicome	0011
Motivation	
Basics	
Clocked and <b>\$</b> past	١f
k Induction	ll And
Bus Properties	
Free Variables	Inen
Abstraction	
Lesson Overview	
Formal	
Proof	
Pictures	
$\triangleright$ Examples	
Exercise	
Invariants	
Multiple-Clocks	
Cover	
Sequences	
Quizzes	

consider these statements:

The CPU is just a wishbone master within a design

```
f (The CPU is valid bus master)
d (CPU properly executes instructions)
n (CPU works within a design)
```

Welcome
Motivation
Basics

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Lesson Overview

Formal

Proof

Pictures

▷ Examples

Exercise

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Consider these statements:

The ALU must return a calculated number

If (ALU returns a value when requested) And (It is the right value) Then (The ALU works within the design)

Welcome	
Motivation	
Basics	
Clocked and <b>\$</b> past	
k Induction	
Bus Properties	_
Free Variables	
Abstraction	
Lesson Overview	
Formal	
Proof	
Pictures	
▷ Examples	
Exercise	
Invariants	
Multiple-Clocks	
Cover	
Sequences	
Quizzes	

Consider these statements:

- A flash device responds in 8-80 clocks
- If (Bus master reads/responds to a request) And (The response comes back in 8-80 clocks) Then (The CPU can interact with a flash memory)

Welcome

Multiple-Clocks

Cover

Sequences

Quizzes

Consider these statements:

The divide must return a calculated number

If (Divide returns a value when requested) And (It is the right value) Then (The divide works within the design)
# **G** Examples

Welcome
Motivation
Basics
Clocked and <b>\$</b> past
k Induction
Bus Properties
Free Variables
Abstraction
Lesson Overview
Formal
Proof
Pictures
⊳ Examples
Exercise
Invariants
Multiple-Clocks
Cover
Sequences
Quizzes

Consider these statements:

- Formal solvers break down when applied to multiplies
- If (Multiply unit returns an answer N clocks later)
  And (It is the right value)
  Then (The multiply works within the design)

# G Abstracted CPU components

Welcome	Looking at the CPU again,	٠v
Motivation	CPU	
Basics	Register Bus	
Clocked and <b>\$</b> past	File Arbi <u>ter</u>	
k Induction		
Bus Properties	Instruction Memory	
Free Variables	Decoder Component	
Abstraction		
Lesson Overview	ALU Pre-Fetch	
Proof		
Pictures		
▷ Examples	Divide FPU	
Exercise		
Invariants	Formal section	
Multiple-Clocks		
Cover	Replace all the components with abstract shells	
Sequences	= challe that <i>might</i> produce the same answers	
Quizzes	• shens that <i>might</i> produce the same answers	

### **G** Back to the Counter

```
Welcome
```

Motivation

Basics

Clocked and **\$**past

 $\boldsymbol{k}$  Induction

**Bus Properties** 

Free Variables

Abstraction

Lesson Overview

Formal

Proof

Pictures

▷ Examples

Exercise

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

```
Let's consider a fractional counter:
```

```
reg [31:0] r_count;
initial r_count = 0;
initial o_pps = 0;
always @(posedge i_clk)
{ o_pps, r_count } <= r_count + 32'd43;</pre>
```

### The problem with this counter

It will take  $100 \times 10^6$  clocks to roll over and set o\_pps Formally checking  $100 \times 10^6$  clocks is prohibitive

We'll need a better way, or we'll never deal with this

# **G** Back to the Counter

```
Welcome
Motivation
Basics
Clocked and $past
k Induction
Bus Properties
Free Variables
Abstraction
Lesson Overview
Formal
Proof
Pictures
\triangleright Examples
Exercise
Invariants
```

Multiple-Clocks

Cover

Sequences

Quizzes

How might we build an abstract counter?

• First, create an arbitrary counter increment

The correct increment, 32'd43, must be a possibility

# G Back to the Counter

```
We can now increment our counter by this arbitrary increment
Welcome
Motivation
                 always @(posedge i_clk)
Basics
                            { o_pps, r_count } <= r_count + increment;</pre>
Clocked and $past
k Induction
                 Will this work?
Bus Properties
                    Let's try this to see!
                 Free Variables
Abstraction
                     always @(posedge i_clk)
Lesson Overview
                     if (f_past_valid)
Formal
                                assert(r_count != $past(r_count));
Proof
Pictures
\triangleright Examples
                     always @(posedge i_clk)
Exercise
                     if ((f_past_valid)&&(r_count < $past(r_count)))
Invariants
                                assert(o_pps);
Multiple-Clocks
Cover
Sequences
Quizzes
```

### **G**<sup>T</sup> Other Possibilities

Welcome	
Motivation	
Basics	
Clocked and <b>\$</b> past	
k Induction	
Bus Properties	
Free Variables	
Abstraction	
Lesson Overview	
Formal	
Proof	
Pictures	
▷ Examples	
Exercise	
Invariants	
Multiple-Clocks	
Cover	
Sequences	
Quizzes	

How else might you use this?

- Bypassing the runup for an external peripheral
- Testing a real-time clock or date

Or ... how about that CPU?

#### **Exercise** Welcome o\_carry (On rollover) 32-bit Counter Motivation Basics Clocked and **\$**past k Induction Clock **Bus Properties** Free Variables Let's modify this abstract counter Abstraction Increment by one, rather than fractionally Lesson Overview Formal Exercise Objectives: Proof Pictures Examples Prove a design works both with and without abstraction $\triangleright$ Exercise Gain some confidence using abstraction

Invariants

Sequences

Quizzes

Cover

Multiple-Clocks

# **G** Exercise #8

Welcome

Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Free Variables

Abstraction

Lesson Overview

Formal

Proof

Pictures

Examples

⊳ Exercise

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Your task:

Rebuild the counter

Make it increment by one

Build it so that ...

```
always @(*)
    assert(o_carry == (r_count == 0));
// and
always @(posedge i_clk)
if ((f_past_valid)&&(!$past(&r_count)))
```

Prove that this abstracted counter works

assert(!o\_carry);

# **G** Exercise #8

#### Welcome

#### Motivation

- Basics
- Clocked and \$past
- k Induction
- Bus Properties
- Free Variables
- Abstraction
- Lesson Overview
- Formal
- Proof
- Pictures
- Examples
- ▷ Exercise
- Invariants
- Multiple-Clocks
- Cover
- Sequences
- Quizzes

- Your task:
- Rebuild the counter
- Make it increment by one
  - Prove that this abstracted counter works

# Exercise #8

Welcome

Motivation Basics Clocked and **\$**past k Induction **Bus Properties** Free Variables Abstraction Lesson Overview Formal Proof Pictures Examples ▷ Exercise Invariants Multiple-Clocks Cover Sequences Quizzes

Your task:

- Rebuild the counter
- Make it increment by one
- *Prove* that this abstracted counter works

#### Hints:

- &r\_count must take place before r\_count==0
- You cannot skip &r\_count
- Neither can you skip  $r_count == 0$

### G



#### Welcome

Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

Abstraction

▷ Invariants

Lesson Removed

Multiple-Clocks

Cover

Sequences

Quizzes

### Invariants

# G Lesson Removed

Velcome   Activation   basics   Clocked and Spast   clocked and

### G

### M

#### Welcome

Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

 $\triangleright$  Multiple-Clocks

Basics

SBY File

(\* gclk \*)

\$rose

\$stable

 $\mathsf{Examples}$ 

Exercises

Cover

Sequences

Quizzes

### Multiple-Clocks

# **G** Lesson Overview

Welc	ome
vvcic	onne

Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Basics

SBY File

(\* gclk \*) \$rose

\$stable

Examples

Exercises

Cover

Sequences

Quizzes

The SymbiYosys option multiclock ...

- Used to process systems with dissimilar clocks
- Examples

- A serial port, with a formally generated transmitter coming from a different clock domain
- A SPI controller that needs both high speed and low speed logic

### Our Objective:

- To learn how to handle multiple clocks within a design
  - (\* gclk \*)
  - \$stable, \$changed
  - **\$rose**, **\$fell**

### **G** SymbiYosys config change

Sequences

Quizzes

Welcome	[options]
Motivation	mode prove
Basics	multiclock on
Clocked and <b>\$</b> past	
k Induction	[engines]
Bus Properties	smtbmc
Free Variables	
Abstraction	[script]
Invariants	<pre>read -formal module.v</pre>
Multiple-Clocks	<pre>prep -top module</pre>
Basics	
▷ SBY File	[files]
(* gclk *)	[Intes]
\$rose	# file list
\$stable	
Examples	
Exercises	
Cover	

# **G** SymbiYosys config change

Welcome	[options]
Motivation	mode prove
Basics	multiclock on
Clocked and <b>\$</b> past	
k Induction	[engines]
Bus Properties	smtbmc
Free Variables	
Abstraction	[script]
Invariants	<pre>read -formal module.v</pre>
Multiple-Clocks	<pre>prep -top module</pre>
Basics	
▷ SBY File	[files]
(* gclk *)	
\$rose	# file list
\$stable	
Examples	
Exercises	
Cover	
Sequences	
Quizzes	

**I** 

# **GT** Five Tools

Welcome Motivation Basics Clocked and \$past k Induction **Bus Properties** Free Variables Abstraction Invariants Multiple-Clocks **Basics** SBY File (\* gclk \*) \$rose \$stable Examples Exercises Cover Sequences Quizzes

```
(* gclk *)
```

Provides access to the global formal time-step

• **\$stable** 

True if a signal is stable (i.e. doesn't change) with this clock. Equivalent to A ==**\$past**(A)

• **\$changed** 

```
True if a signal has changed since the last clock tick. Equivalent to A := Spast(A)
```

#### • **\$rose**

True if the signal rises on this formal time-step This is very useful for positive edged clocks transitions **\$rose**(A) is equivalent to (A[0])&&(!**\$past**(A[0])) **\$fell** 

True if a signal falls on this time-step, creating a negative edge

```
$fell(A) is equivalent to (!A[0])&&($past(A[0]))
```

Welcome

Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Basics

SBY File

▷ (\* gclk \*)

\$rose

\$stable

Examples

Exercises

Cover

Sequences

Quizzes

```
    A global formal time step
```

(\* gclk \*) wire gbl\_clk;

You can use this to describe clock properties

Welcome

Motivation

Basics

Clocked and **\$**past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Basics

SBY File

▷ (\* gclk \*)

\$rose

\$stable

Examples

Exercises

Cover

Sequences

Quizzes

### always @(posedge gbl\_clk)

begin

```
f_last_clk <= !f_last_clk;
assume(i_clk == f_last_clk);
```

end

### 

Welcome

Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Basics

SBY File

▷ (\* gclk \*)

\$rose

\$stable

Examples

Exercises

Cover

Sequences

Quizzes

Used to gain access to the formal time-step

(\* gclk \*) wire gbl\_clk;

You can use this to describe clock properties

Welcome	The clock logic on the last slide forces these two clocks to be in
Welcome	
Motivation	sync
Basics	f_clk_counter <u>7 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 0</u>
Clocked and \$past	
k Induction	
Bus Properties	
Free Variables	
Abstraction	
Invariants	
Multiple-Clocks	
Basics	
SBY File	
▷ (* gclk *)	
\$rose	
\$stable	
Examples	
Exercises	
Cover	
Sequences	
Quizzes	

```
Used to gain access to the formal time-step
                Welcome
                You can use this to describe clock properties
Motivation
Basics
                   // Assume two clocks , same speed ,
Clocked and $past
                   // unknown constant phase offset
k Induction
                   (* gclk *) wire gbl_clk;
Bus Properties
                   (* anyconst *) wire [2:0] f_clk_offset;
Free Variables
Abstraction
                   initial f_clk_counter= 0;
Invariants
                   always @(posedge gbl_clk)
Multiple-Clocks
                   begin
Basics
                             f_clk_counter <= f_clk_counter + 1'b1;</pre>
SBY File
\triangleright (* gclk *)
                              f clk two <= f clk counter
$rose
                                                  + f clk offset:
$stable
                              assume(i_clk_one == f_clk_counter[2]);
Examples
Exercises
                              assume(i_clk_two == f_clk_two[2]);
Cover
                   end
Sequences
Quizzes
```

Welcome Motivation Basics	The formal tool will pick the phase offset between these two generated clock waveforms f_clk_counter _0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17
Clocked and \$past	i_clk_one
k Induction	
Bus Properties	
Free Variables	
Abstraction	
Invariants	
Multiple-Clocks	
Basics	
SBY File	
▷ (* gclk *)	
\$rose	
⇒stable Examples	
Examples	
Cover	
Sequences	
Quizzes	

	How might you describe two uprelated clocks?
Welcome	How might you describe two unrelated clocks:
Motivation	
Basics	
Clocked and <b>\$</b> past	
k Induction	
Bus Properties	
Free Variables	
Abstraction	
Invariants	
Multiple-Clocks	
Basics	
SBY File	
└> (* gclk *) ¢	
⊅rose \$ctable	
Framples	
Exercises	
Cover	
Sequences	
Quizzes	
Quizzes	

Welcome
---------

Motivation

Basics

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Basics

SBY File

▷ (\* gclk \*)

\$rose

\$stable

Examples

Exercises

Cover

Sequences

Quizzes

How might you describe two unrelated clocks?

The (\* anyconst \*) register may take on any constant value You can repeat this logic for the second clock.

Welcome Motivation	The timing relationship between these two clocks can be anything
Basics <u>Clocked and </u> \$past <u>k</u> Induction	<ul> <li>Each clock can have an arbitrary frequency</li> <li>Each clock can have an arbitrary phase</li> </ul>
Bus Properties	Here's a theoretical example trace
Free Variables Abstraction Invariants Multiple-Clocks Basics SBY File	<pre>i_clk_a</pre>
<ul> <li>✓ (* gclk *)</li> <li>\$rose</li> <li>\$stable</li> <li>Examples</li> <li>Exercises</li> </ul>	<b>Bonus:</b> The trace above isn't realistic. Why not?
Cover	
Sequences Quizzes	

Motivation Basics Clocked and **\$**past

k Induction

Welcome

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Basics

SBY File

(\* gclk \*)

⊳ \$rose

\$stable

Examples

Exercises

Cover

Sequences

Quizzes

Synchronous logic has some requirements

Inputs should *only* change on a clock edge
 They should be stable otherwise

Srose(i\_clk) can be used to express this

Here's an example using **Srose**(i\_clk) ...

```
always @(posedge gbl_clk)
if (!$rose(i_clk))
            assume(i_input == $past(i_input));
```

# G \$fell

Welcome	<b>Sfell</b> is like <b>Srose</b> , only it describes a negative edge
Welcome	
Motivation	
Basics	i_clk \ \ \
Clocked and <b>\$</b> past	<pre>\$rose(i_clk)</pre>
k Induction	$fell(i_clk)$
Bus Properties	
Free Variables	
Abstraction	
Invariants	
Multiple-Clocks	
Basics	
SBY File	
(* gclk *)	
∽ \$rose \$stable	
Examples	
Exercises	
Cover	
Sequences	
Quizzes	

Welcome	
---------	--

Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Basics

SBY File

(\* gclk \*)

▷ \$rose

\$stable

Examples

Exercises

Cover

Sequences

Quizzes

Let's go back to the synchronous logic requirements

- Inputs only change on clock edges
- Srose(i\_clk) and Sfell(i\_clk) can be used to express this
   Let's try this out

Would this work?

```
Welcome

<u>Motivation</u>

<u>Basics</u>

<u>Clocked and $past</u>

k Induction
```

Bus Properties

Free Variables

```
Abstraction
```

Invariants

Multiple-Clocks

Basics

SBY File

(\* gclk \*)

⊳ \$rose

\$stable

Examples

Exercises

Cover

Sequences

Quizzes

Let's go back to the synchronous logic requirements

- Inputs only change on clock edges
- Srose(i\_clk) and Sfell(i\_clk) can be used to express this
   Let's try this out

Would this work?

No. The general rule hasn't changed

come

Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Basics

SBY File

(\* gclk \*)

⊳ \$rose

\$stable

Examples

Exercises

Cover

Sequences

Quizzes

Could we do it this way?

come

Motivation

Basics

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Basics

SBY File

(\* gclk \*)

⊳ \$rose

\$stable

Examples

Exercises

Cover

Sequences

Quizzes

### Could we do it this way?

#### $\hfill\square$ No, this doesn't work either



Is this equivalent?

come

Motivation

Basics

Clocked and **\$**past

k Induction

**Bus Properties** 

**Free Variables** 

Abstraction

Invariants

Multiple-Clocks

Basics

SBY File

(\* gclk \*)

⊳ \$rose

\$stable

Examples

Exercises

Cover

Sequences

Quizzes

We	come
V V C	come

Motivation

Basics

Clocked and **\$**past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Basics

SBY File

(\* gclk \*)

⊳ \$rose

\$stable

Examples

Exercises

Cover

Sequences

Quizzes

#### 

• Why not?

Is this equivalent?



Wel	come
	come

Motivation

Basics

Clocked and **\$**past

k Induction

**Bus Properties** 

**Free Variables** 

Abstraction

Invariants

Multiple-Clocks

Basics

SBY File

(\* gclk \*)

▷ \$rose

\$stable

Examples

Exercises

Cover

Sequences

Quizzes

This fixes our problems. Will this work?

(\* gclk \*) > \$rose \$stable Examples Exercises

Cover

Sequences

Quizzes

	<b>V. UUU</b>	$-\Delta \Lambda \Delta$
Welcome	This fixes our problems. Will this work?	
Motivation Basics Clocked and <b>\$</b> past k Induction	<pre>always @(posedge gbl_clk) if (!\$rose(i_clk)) assert(state == \$past(state));</pre>	
Bus Properties Free Variables Abstraction	□ Not quite. Can you see the problem?	
Invariants Multiple-Clocks Basics SBY File		
#### GT \$rose

Welcome

Motivation

Basics

Clocked and **\$**past

k Induction

```
Bus Properties
```

Free Variables

```
Abstraction
```

Invariants

Multiple-Clocks

Basics

SBY File

(\* gclk \*) ▷ \$rose

J105

**\$**stable

Examples Exercises

Cover

Sequences

Quizzes

State/outputs should be clock synchronous

With f\_past\_valid this works



Srose requires a clock, such as always @(posedge gbl\_clk)

#### **G** \$stable

Welcome
Motivation
Basics
Clocked and \$pas
k Induction
Bus Properties
Free Variables
Abstraction
Invariants
Multiple-Clocks
Basics
JDTTHE

(\* gclk \*)

\$stable
Examples
Exercises

\$rose

Cover

Sequences

Quizzes

Describes a signal which has not changed

Requires a clock edge

```
always @(posedge gbl_clk)
always @(posedge i_clk)
```

This is basically the same as state == **\$past**(state)

#### GT \$stable

2
_

Motivation

Basics

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Basics

SBY File

(\* gclk \*)

\$rose

⊳ \$stable

Examples Exercises

Cover

Sequences

Quizzes

Caution: **\$stable**(X) might still change between clock edges

```
always @(posedge i_clk)
    assume($stable(i_value));
```

The waveform below would satisfy the assumption above



The key to understanding what's going on is to realize ....

- The assumption is only evaluated on @(posedge i\_clk)
- \$past(i\_value) is only sampled @(posedge i\_clk)

... and not on the formal (\* gclk \*) time step.

## **GTExamples**

Welcome Motivation	<ul> <li>Most logic doesn't need the multiclock option</li> <li>To help with logic that might need it, I use a parameter</li> </ul>
Basics	
Clocked and Spast          k       Induction	$\begin{array}{ } \mathbf{parameter}  [0:0]  \mathbf{F}_{\mathbf{O}} \mathbf{PT}_{\mathbf{C}} \mathbf{LK} 2 \mathbf{F} \mathbf{F} \mathbf{L} \mathbf{O} \mathbf{G} \mathbf{I} \mathbf{C} = 1 \text{ 'b0}; \end{array}$
Bus Properties	generate if (F_OPT_CLK2FFLOGIC)
Free Variables	begin
Abstraction	(* gclk *) wire gbl_clk;
Invariants	
Multiple-Clocks	always @(posedge gbl_clk)
Basics	<pre>if ((f_past_valid)&amp;&amp;(!\$rose(i_clk)))</pre>
SBY File	begin
\$rose	assume( <b>stable</b> (i axi awready)) <sup>.</sup>
\$stable	$(\mathbf{Stable}(\mathbf{i}_{u}, \mathbf{i}_{u}, i$
$\triangleright$ Examples	assume(jstable(i_axi_wready));
Exercises	
Cover	end
Sequences	end endgenerate
Quizzes	

Welcome	
---------	--

Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Basics

SBY File

(\* gclk \*)

\$rose

\$stable

▷ Examples

Exercises

Cover

Sequences

Quizzes

o_CS_n			vvv~ 
o_SCK			
o_MOSI		X X	
i_MISO			

How would you formally describe the o\_SCK and o\_CS\_n relationship?

٨٨٠

Welcome Motivation Basics Clocked and <b>\$</b> past <i>k</i> Induction Bus Properties Free Variables Abstraction	<ul> <li>o_CS_n / / / / / / / / / / / / / / / / / / /</li></ul>
Invariants Multiple-Clocks Basics SBY File (* gclk *) \$rose \$stable ▷ Examples Exercises Cover	<pre>initial assert(o_CS_n); initial assert(o_SCK); always @(*) if (!o_SCK) assert(!o_CS_n);</pre>
Sequences Quizzes	

#### **Ex SPI Port**

Free Variables

Multiple-Clocks

Abstraction

Invariants

**Basics** 

\$rose \$stable

SBY File

(\* gclk \*)

Exercises

Sequences

Quizzes

Cover

 $\triangleright$  Examples

Welcome	o_CS_n
Motivation	
Basics	
Clocked and <b>\$</b> past	
k Induction	
Bus Properties	

How would you formally describe the o\_SCK and o\_CS\_n relationship?

```
always @(posedge gbl_clk)
if ((f_past_valid)
        &&(($rose(o_CS_n))||($fell(o_CS_n))))
    assert ((o_SCK)&&($stable(o_SCK)));
```

Welcome	o_CS_n
Motivation	
Basics	
Clocked and \$past	
k Induction	
Bus Properties	
Free Variables	How would you describe o_MOS1?
Abstraction	
Invariants	

Multiple-Clocks

Basics

SBY File

(\* gclk \*)

\$rose

\$stable

▷ Examples

Exercises

Cover

Sequences

Quizzes

Welcome         Motivation         Basics         Clocked and \$past         k Induction         Bus Properties         Free Variables         Abstraction         Invariants         Multiple-Clocks         Basics         SBY File         (* gclk *)         \$rose         \$stable         ▷ Examples         Exercises         Cover         Sequences	<pre></pre>
Quizzes	

Welcome	o_CS_n
Motivation	
Basics	
Clocked and \$past	
k Induction	
Bus Properties	
Free Variables	How would you describe 1_MISU?
Abstraction	
Invariants	
Multiple-Clocks	
Basics	
SBY File	
(* gclk *)	

\$rose

\$stable

 $\triangleright$  Examples

Exercises

Cover

Sequences

Quizzes

Welcome <u>Motivation</u> Basics <u>Clocked and </u> \$past	o_CS_n \
Remutation       Bus Properties       Free Variables	How would you describe i_MISO?
Abstraction Invariants Multiple-Clocks Basics SBY File	<pre>always @(posedge gbl_clk) if ((!o_CS_n)&amp;&amp;(o_SCK))      assume(\$stable(i_MISO));</pre>
(* gclk *) \$rose \$stable ▷ Examples Exercises	
Cover Sequences Quizzes	

#### **Ex SPI Port**

ıe	o_CS_n	
tion		
l and \$past		

Should the i\_MISO be able to change more than once per clock?

Welcom

Motivat

Basics

Clocked

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Basics

SBY File

(\* gclk \*)

\$rose

\$stable

 $\triangleright$  Examples

Exercises

Cover

Sequences

Quizzes

Welcome

Motivation

Basics

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Basics

SBY File

(\* gclk \*)

\$rose

\$stable

Examples

Exercises

Cover

Sequences

Quizzes

A little logic will force i\_MISO to have only one transition per clock

How would we force exactly 8 o\_SCK clocks?

Welcome

Motivation

Basics

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Basics

SBY File

(\* gclk \*)

\$rose

\$stable

 $\triangleright$  Examples

Exercises

Cover

Sequences

Quizzes

# always @(posedge gbl\_clk) if (o\_CS\_n) f\_spi\_bits <= 0; else if (\$rose(o\_SCK)) f\_spi\_bits <= f\_spi\_bits + 1'b1; always @(posedge gbl\_clk) if ((f\_past\_valid)&&(\$rose(o\_CS\_n))) assert(f\_spi\_bits == 8);</pre>

Don't forget the induction requirement

Forcing exactly 8 clocks

always @(\*)
 assert(f\_spi\_bits <= 8);</pre>

#### **G** Exercises

	LACICISES	^
Welcome         Motivation         Basics         Clocked and \$past         k Induction         Bus Properties         Free Variables         Abstraction         Invariants         Multiple-Clocks         Basics         SBY File         (* gclk *)         \$rose         \$stable         Examples         ▷ Exercises	<pre>Three exercises, chose one to verify: 1. Input serdes     exercises-09/iserdes.v 2. Clock gate     exercises-10/clkgate.v 3. Clock Switch     exercises-11/clkswitch.v</pre>	
<u>Cover</u> Sequences Quizzes		

#### **G** Ex: Input Serdes

Welcome	Getting a SI	ERDES right is a good example of multiple clocks
Motivation		
Basics	i_fast_clk	
Clocked and <b>\$</b> past	i pin	
k Induction		
Bus Properties		
Free Variables	o_word	UXUB
Abstraction		
Invariants		
Multiple-Clocks		
Basics		
SBY File		
(* gclk *)		
Jrose Sstable		
Examples		
Cover		
Sequences		
Quizzes		

#### **G** Ex: Input Serdes

Welcome	Get
Motivation	_
Basics	
Clocked and <b>\$</b> past	
k Induction	
Bus Properties	
Free Variables	
Abstraction	
Invariants	
Multiple-Clocks	
Basics	
SBY File	
(* gclk *)	
\$rose	
\$stable	
Examples	
▷ Exercises	
Cover	
Sequences	
0.1	

etting a SERDES right is a good example of multiple clocks

- Two clocks, one fast and one slow
  - Clocks must be synchronous \$rose(slow\_clk) implies \$rose(fast\_clk)
- exercise-09/ Contains the file iserdes.v
- Can you formally verify that it works?

#### **Ex: Input Serdes**

Welcome	Be aware of the asynchronous reset signal!
Motivation Basics Clocked and \$past	i_areset_n i_fast_clk
k Induction         Bus Properties         Free Variables         Abstraction	i_pin // // // i_slow_clk
Invariants Multiple-Clocks Basics SBY File (* gclk *) \$rose \$stable Examples ▷ Exercises Cover	<ul> <li>Can be asserted at any time</li> <li>Can only be de-asserted on \$rose(i_slow_clk)</li> <li>assume() these properties, since the reset is an input</li> </ul>
Sequences Quizzes	

RESET

#### G Ex: Clock Gate

Welcome	The goal: a clock that can be gated, that doesn't glitch
Basics	Gated
<u>Clocked and \$past</u>	Clock
Bus Properties	Clock
Free Variables	
Abstraction	exercise-10/ Contains the file clkgate.v
Invariants	
Multiple-Clocks	
SBY File	
(* gclk *)	
\$rose	
\$stable	
Examples	
Exercises	
Cover	
Sequences	
Quizzes	

#### GT Ex: Clock Gate

Welcome <u>Motivation</u> Basics Clocked and <b>\$</b> past <u>k</u> Induction	The goal: a clock that can be gated, that doesn't glitch Clock Enable Latch Clock
Bus Properties Free Variables	Clock
Abstraction Invariants Multiple-Clocks Basics SBY File (* gclk *) \$rose \$stable Examples ▷ Exercises Cover Sequences Quizzes	i_clk

#### G Ex: Clock Gate

Welcome	The go
Mativation	0
Wollvation	🛛 One
Basics	
Clocked and <b>\$</b> past	
k Induction	– i
Bus Properties	
Free Variables	— F
Abstraction	
Invariants	See exe
Multiple-Clocks	
Basics	
SBY File	
(* gclk *)	
\$rose	
\$stable	
Examples	
▷ Exercises	
Cover	
Sequences	
Quizzes	

he goal: a clock that can be gated, that doesn't glitch

- One clock, one unrelated enable
- Prove that the output clock
  - is always high for the full width, but
  - ... never longer.
  - For any clock rate

```
ee exercise-10/clkgate.v
```

#### G Ex: Clock Gate

Hints:

Welcome

Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Basics

SBY File

(\* gclk \*)

\$rose

\$stable

Examples

▷ Exercises

Cover

Sequences

Quizzes

The output clock should only rise if the incoming clock rises
 The output clock should only fall if the incoming clock fall
 If the output clock is ever high, it should always fall with the incoming clock

Be aware of the reset! The output clock might fall mid-clock period due to the asynchronous reset.

#### **G** Ex: Clock Switch

Welcome	
---------	--

Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Basics

SBY File

(\* gclk \*)

\$rose

\$stable

 $\mathsf{Examples}$ 

▷ Exercises

Cover

Sequences

Quizzes



#### **G** Ex: Clock Switch

	V V
Welcome	Goal: To safely switch from one clock frequency to another
Motivation	Inputs
Basics	
Clocked and <b>\$</b> past	<ul> <li>Two arbitrary clocks</li> </ul>
k Induction	<ul> <li>One select line</li> </ul>
Bus Properties	
Free Variables	Prove that the output clock
Abstraction	$\Box$ Is always high (or low) for at least the duration of one of the
Invariants	clocks
Multiple-Clocks	
Basics	Doesn't stop
SBY File	
(* gclk *)	You may need to constrain the select line.
\$rose \$atabla	
Framples	
$\triangleright$ Exercises	
Cover	
Sequences	
Quizzes	

W

#### GT Ex: Clock Switch

Welcome	Hir	its:
Motivation	П	Yoi
Basics		
Clocked and <b>\$</b> past		Un
k Induction		
Bus Properties		
Free Variables		
Abstraction		
Invariants		
Multiple-Clocks		
Basics		
SBY File		
(* gclk *)		
\$rose		
\$stable		
Examples		
▷ Exercises		
Cover		
Sequences		
Quizzes		

#### You may assume the reset is only ever initially true Only one set of FF's should ever change at any time

#### G



#### Welcome

Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

⊳ Cover

Lesson Overview

BMC vs Cover

Cover in Verilog

State Space

SymbiYosys

Examples

Counter

Sequences

Quizzes

#### Cover

215 / 462

#### **G** Lesson Overview

Welcome Motivation	The cover element is used to make certain something remains possible
Basics <u>Clocked and \$past</u> <u>k Induction</u> <u>Bus Properties</u> <u>Free Variables</u>	<ul> <li>BMC and induction test <i>safety</i> properties</li> <li>They prove that something <i>will not</i> happen</li> <li>Cover tests a <i>liveness</i> property</li> <li>It proves that something <i>may</i> happen</li> </ul>
Abstraction	Objectives
Invariants Multiple-Clocks Cover ▷ Lesson Overview BMC vs Cover Cover in Verilog State Space SymbiYosys Examples Counter	<ul> <li>Understand why cover is important</li> <li>Understand how to use cover</li> </ul>
Sequences	

#### GI Why Cover

Welcome	Personal examples:
MotivationBasicsClocked and \$pastk InductionBus PropertiesFree VariablesAbstractionInvariantsMultiple-Clocks	<ul> <li>Forgot to set f_pa</li> <li>Many assertions w</li> <li>Av to WB bridge,</li> <li>Error analysis</li> <li>The simulation transferred can anti-assertion</li> <li>Can this situation</li> </ul>
Cover Lesson Overview BMC vs Cover Cover in Verilog State Space SymbiYosys Examples Counter Sequences Quizzes	What is cover good fo What else? Ad hoc si

st\_valid to one ere ignored passed FV, but couldn't handle writes ce doesn't make sense. Can it be )n actually happen? or? Catching the *careless assumption*! mulation traces!

#### G BMC vs Cover



#### **G**<sup>T</sup> Cover in Verilog

Welcome	Just like an assumption or an assertion
Motivation	// Make sure a write is possible
Basics	always @(nosedge i clk)
Clocked and \$past	cover((o wb stb)&&(!i wb stall)&&(o wb we)):
k Induction	
Bus Properties	// Or
Free Variables	
Abstraction	// What happens when a bus cvcle is aborted?
Invariants	always @(posedge i_clk)
Multiple-Clocks	if (i_reset)
Cover	<b>cover</b> ((o_wb_cyc)&&(f_wb_outstanding>0));
Lesson Overview	
$\triangleright$ Cover in Verilog	Well, almost but not quite.
State Space	
SymbiYosys	
Examples	
Counter	
Sequences	
Quizzes	

#### G Cover in Verilog

Motivation

k Induction

**Bus Properties** 

Free Variables

Multiple-Clocks

Lesson Overview

 $\triangleright$  Cover in Verilog

BMC vs Cover

State Space SymbiYosys Examples Counter

Sequences

Quizzes

Abstraction

Invariants

Cover

Clocked and \$past

Basics

Assert and cover handle surrounding logic differently

Assert logic

is equivalent to,

```
always @(posedge i_clk)
    assert((!A) || (B));
```

This is not true of cover.

#### G Cover in Verilog

Motivation

Basics

Clocked and **\$**past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Lesson Overview

BMC vs Cover

Cover in Verilog

State Space

SymbiYosys

Examples

Counter

Sequences

Quizzes

Assert and cover handle surrounding logic differently

- Assert logic
- Cover logic

is equivalent to,

#### G State Space



#### SymbiYosys

Welcome	The Symbi
MotivationBasicsClocked and \$pastk InductionBus PropertiesFree Variables	<ul> <li>□ SymbiY</li> <li>□ Product</li> <li> or factor</li> </ul>
Abstraction Invariants Multiple-Clocks	
Lesson Overview BMC vs Cover Cover in Verilog State Space ▷ SymbiYosys Examples Counter Sequences	
Quizzes	

iYosys script for cover needs to change as well

- osys needs the option: mode cover
- ces one trace per **cover()** statement
  - ail

#### **G** SymbiYosys cover config

Welcome	[options]
Motivation	mode cover
Basics	depth 40
Clocked and <b>\$</b> past	append 20
k Induction	
Bus Properties	[engines]
Free Variables	smtbmc
Abstraction	
Invariants	[script]
Multiple-Clocks	<pre>read -formal module.v</pre>
Cover	prep -top module
Lesson Overview	
BMC vs Cover	
Cover in Verilog	
State Space	# file list
⊳ SymbiYosys	
Examples	
Counter	
Sequences	

#### **G** SymbiYosys cover config

Welcome	[options]
Motivation	mode cover ← Run a coverage analysis
Basics	depth 40
Clocked and \$past	append 20
k Induction	
Bus Properties	[engines]
Free Variables	smtbmc
Abstraction	
Invariants	[script]
Multiple-Clocks	<pre>read -formal module.v</pre>
Cover	<pre>prep -top module</pre>
Lesson Overview	
BMC vs Cover	[files]
Cover in Verilog	filo list
State Space	# The Tist
SymbiYosys	
Counter	
Sequences	
Quizzes	

 $\Lambda$
#### **G** SymbiYosys cover config

Welcome	[options]
Motivation	mode cover
Basics	depth 40 ← How far to look for a covered state
Clocked and \$past	append 20
k Induction	
Bus Properties	[engines]
Free Variables	smtbmc
Abstraction	
Invariants	[script]
Multiple-Clocks	<pre>read -formal module.v</pre>
Cover	<pre>prep -top module</pre>
Lesson Overview	
BMC vs Cover	
Cover in Verilog	
State Space	<i># file list</i>
⊳ SymbiYosys	
Examples	
Counter	
Sequences	
Quizzes	

 $\sqrt{N}$ 

#### **G** SymbiYosys cover config

Welcome	[options]
Motivation	mode cover
Basics	depth 40
Clocked and \$past	append 20
k Induction	
Bus Properties	[engines]
Free Variables	smtbmc
Abstraction	
Invariants	[script]
Multiple-Clocks	<pre>read -formal module.v</pre>
Cover	<pre>prep -top module</pre>
Lesson Overview	
BMC vs Cover	
Cover in Verilog	
State Space	<i># file list</i>
⊳ SymbiYosys	
Examples	
Counter	
Sequences	
Quizzes	

	• V V	
Welcome	[tasks]	
Motivation	prf	
Basics	cvr	
Clocked and <b>\$</b> past		
k Induction	[options]	
Bus Properties	prf: mode prove	
Free Variables	cvr: mode cover	
Abstraction	depth 40	
Invariants		
Multiple-Clocks	#	
Cover		
Lesson Overview		
BMC vs Cover		
Cover in Verilog		
State Space		
⊳ SymbiYosys		
Examples		
Counter		
Sequences		
Quizzes		

		<u> </u>
Welcome	[tasks]	-
Motivation	prf ← Run two tasks: prf and cvr	
Basics	cvr	
Clocked and <b>\$</b> past		
k Induction	[options]	
Bus Properties	prf: <b>mode</b> prove	
Free Variables	cvr: <b>mode</b> cover	
Abstraction	depth 40	
Invariants		
Multiple-Clocks	#	
Cover		
Lesson Overview		
BMC vs Cover		
Cover in Verilog		
State Space		
⊳ SymbiYosys		
Examples		
Counter		
Sequences		
Quizzes		

		<u> </u>
Welcome	[tasks]	_
Motivation	prf	
Basics	cvr	
Clocked and <b>\$</b> past		
k Induction	[options]	
Bus Properties	prf: mode prove	
Free Variables	cvr: <b>mode</b> cover	
Abstraction	depth 40	
Invariants		
Multiple-Clocks	#	
Cover		
Lesson Overview		
BMC vs Cover		
Cover in Verilog		
State Space		
⊳ SymbiYosys		
Examples		
Counter		
Sequences		
Quizzes		

Quizzes

	• V V
Welcome	[tasks]
Motivation	prf
Basics	cvr
Clocked and <b>\$</b> past	
k Induction	[options]
Bus Properties	prf: <b>mode</b> prove
Free Variables	<pre>cvr: mode cover ← The cvr tasks runs in cover mode</pre>
Abstraction	depth 40
Invariants	
Multiple-Clocks	#
Cover	
Lesson Overview	
BMC vs Cover	
Cover in Verilog	
State Space	
⊳ SymbiYosys	
Examples	
Counter	
Sequences	

225 / 462

M

Welcome	[tasks]	_
Motivation	prf	
Basics	cvr	
Clocked and <b>\$</b> past		
k Induction	[options]	
Bus Properties	prf: <b>mode</b> prove	
Free Variables	cvr: <b>mode</b> cover	
Abstraction	depth 40 ← The same depth can apply to both	
Invariants		
Multiple-Clocks	#	
Cover		L
Lesson Overview		
BMC vs Cover		
Cover in Verilog		
State Space		
⊳ SymbiYosys		
Examples		
Counter		
Sequences		
Quizzes		

Welcome	[tasks]	_
Motivation	prf	
Basics	cvr	
Clocked and \$past		
k Induction	[options]	
Bus Properties	prf: <b>mode</b> prove	
Free Variables	cvr: <b>mode</b> cover	
Abstraction	depth 40	
Invariants		
Multiple-Clocks	#	
Cover		
Lesson Overview	% sby -f sbyfil.sby now runs both modes	
BMC vs Cover		
Cover in Verling		
$\triangleright$ SymbiYosys		
Examples		
Counter		
Sequences		
Quizzes		

	~\/\*
Welcome	[tasks]
Motivation	prf
Basics	cvr
Clocked and <b>\$</b> past	
k Induction	[options]
Bus Properties	prf: <b>mode</b> prove
Free Variables	cvr: mode cover
Abstraction	depth 40
Invariants	
Multiple-Clocks	#
Cover	
Lesson Overview	
BMC vs Cover	% aby -f abyfil aby our will run the cover mode alone
Cover in Verilog	% Sby -1 Sby111.Sby CV1 will full the cover mode alone
State Space	
▷ SymbiYosys	
Examples	
Counter	
Sequences	

Quizzes

#### **G** Cover Failures



Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Lesson Overview

 $\mathsf{BMC} \mathsf{ vs} \mathsf{ Cover}$ 

Cover in Verilog

State Space

SymbiYosys

Examples

Counter

Sequences

Quizzes



Two basic types of cover failures

- Covered state is unreachable No VCD file will be generated upon failure
- 2. Covered state is reachable, but only by breaking assertions VCD file will be generated

#### **G** Ex: I-Cache

Welcome

Motivation

Basics

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Lesson Overview

BMC vs Cover

Cover in Verilog

State Space

SymbiYosys

▷ Examples

Counter

Sequences

Quizzes

Consider a CPU I-cache:

With no other formal logic, what will this trace look like?

- CPU must provide a PC address
  - Design must fill the appropriate cache line
- Design returns an item from that cache line

That's a lot of trace for two lines of HDL!

## **G** Ex: Flash

Welcome

Motivation

Basics

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Lesson Overview

BMC vs Cover

Cover in Verilog

State Space

SymbiYosys

▷ Examples

Counter

Sequences

Quizzes

Consider a Flash controller:

With no other formal logic, what will this trace look like? The controller must,

Initialize the flash device

Accept a bus request

Request a read from the flash

Accumulate the result to return on the bus

# GT Ex: MMU

Motivation

Basics

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Lesson Overview

BMC vs Cover

Cover in Verilog

State Space

SymbiYosys

Examples

Counter

Sequences

Quizzes

Consider a Memory Management Unit (MMU):

The MMU must,

- Be told a TLB entry
- Accept a bus request
- Look the request up in the TLB
- Forward the modified request downstream
- Wait for a return
- Forward the value returned upstream

## GT Ex: SDRAM

Welcome

Motivation

Basics

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Lesson Overview

BMC vs Cover

Cover in Verilog

State Space

SymbiYosys

▷ Examples

Counter

Sequences

Quizzes

#### How about an SDRAM controller?

The controller must,

- Initialize the SDRAM
- Accept a bus request
- Activate a row on a bank
- Issue a read (or write) command from that row
- Wait for a return value
- Return the result

#### Counter

.

Welcome

Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Lesson Overview

BMC vs Cover

Cover in Verilog

State Space

SymbiYosys

Examples

▷ Counter

Sequences

Quizzes

#### Remember our counter?

$$o_{w} @(*)$$
  
 $o_{w} = (counter != 0);$ 

Welcome

Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

```
Abstraction
```

Invariants

Multiple-Clocks

Cover

Lesson Overview BMC vs Cover Cover in Verilog State Space SymbiYosys Examples ▷ Counter

Sequences

Quizzes

Let's add some cover statements...

Will SymbiYosys find traces?

How about now?

Wel	come
V V CI	COME

Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Lesson Overview

BMC vs Cover

Cover in Verilog

State Space

SymbiYosys

Examples

▷ Counter

Sequences

Quizzes

always @(posedge i\_clk)
 cover((o\_busy)&&(counter == 0));

```
Welcome
```

Motivation

Basics

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Lesson Overview

BMC vs Cover

Cover in Verilog

State Space

**SymbiYosys** 

Examples

▷ Counter

Sequences

Quizzes

Or this one,

How about now?

#### Will these succeed?

```
Welcome
```

Motivation

Basics

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Lesson Overview

BMC vs Cover

Cover in Verilog

State Space

SymbiYosys

Examples

▷ Counter

Sequences

Quizzes

Or this one,

How about now?

Will these succeed? No. Both will fail

These are outside the reachable state space

Welcome

Motivation

Basics

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Lesson Overview

BMC vs Cover

Cover in Verilog

State Space

SymbiYosys

Examples

▷ Counter

Sequences

Quizzes

```
What if the state is unreachable?
```

```
// Keep the counter from ever starting
always @(*)
    assume(!i_start_signal);
```

#### Will this succeed?

Welcome

Motivation

Basics

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Lesson Overview

BMC vs Cover

Cover in Verilog

State Space

SymbiYosys

Examples

▷ Counter

Sequences

Quizzes

```
What if the state is unreachable?
```

```
// Keep the counter from ever starting
always @(*)
    assume(!i_start_signal);
```

Will this succeed? No. This will fail with no trace.

If i\_start\_signal is never true, the cover cannot be reached

Welcome

Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

```
Abstraction
```

Invariants

Multiple-Clocks

Cover

Lesson Overview

BMC vs Cover

Cover in Verilog

State Space

SymbiYosys

Examples

▷ Counter

Sequences

Quizzes

What if an assertion needs to be violated?

```
always @(*)
assert(counter != 10);
```

#### What will happen here?

Welcome

Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Lesson Overview

BMC vs Cover

Cover in Verilog

State Space

SymbiYosys

Examples

▷ Counter

Sequences

Quizzes

What if an assertion needs to be violated?

```
always @(*)
assert(counter != 10);
```

What will happen here?

- Cover statement is reachable
- But requires an assertion failure, so a trace is generated

#### **Clock Switch**

Welcome	Covering the clock switch								
Motivation	Signals Time i areset n	Waves	9 ns 20	0 ns	300 ns	400 ns			
Basics	i_clk_a i_clk_b								
Clocked and <b>\$</b> past	o_clk								
k Induction	Signals	Waves							
	Time	100	ns	200 ns		300 ns	40	0 ns	500
Bus Properties	i_areset_n=								
	i_clk_a=								
Erron Variahlan	i_clk_b=								
Free variables	i_sel=								
	o_clk=								
Abstraction									

Shows the clock switching from fast to slow, and again from slow to fast 

Cover

Invariants

Lesson Overview

Multiple-Clocks

BMC vs Cover

Cover in Verilog

State Space

**SymbiYosys** 

Examples

 $\triangleright$  Counter

Sequences

Quizzes

## **G** Ex #7 Revisited

	R
Welcome	11
Motivation	1
Basics	т. О
Clocked and <b>\$</b> past	2.
k Induction	-
Bus Properties	3.
Free Variables	
Abstraction	4.
Invariants	
Multiple-Clocks	
Cover	P
Lesson Overview	
BMC vs Cover	
Cover in Verilog	
State Space	
SymbiYosys	
Examples	
▷ Counter	
Sequences	
Quizzes	

Return to your Wishbone arbiter. Let's cover four cases:

- . Cover both A and B receiving the bus
- Cover how B will get the bus after A gets an acknowledgement
  - Cover how A will get the bus after B gets an acknowledgement
- Add to the last cover
  - B must request while A still holds the bus

Plot and examine traces for each cases. Do they look right?

- If everything works, the first case showing both A and B receiving the bus will FAIL
- No trace is needed from that case
- After getting this failure, you may want to remove it from your cover checks

### **G**<sup>T</sup> Ex #7 Revisited

come

Motivation

Basics

Clocked and **\$**past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Lesson Overview

BMC vs Cover

Cover in Verilog

State Space

SymbiYosys

Examples

▷ Counter

Sequences

Quizzes

Notice what we just proved:

1. The arbiter will allow both sources to master the bus

- 2. The arbiter will transition from one source to another
- 3. The arbiter won't starve A or B

This wasn't possible with just the safety properties (assert statements)

#### **G** Discussion

	DISCUSSION	
Velcome	When should you use cover?	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Motivation		
Basics		
Clocked and <b>\$</b> past		
k Induction		
Bus Properties		
Free Variables		
Abstraction		
nvariants		
Multiple-Clocks		
Cover		
_esson Overview		
BMC vs Cover		
Cover in Verilog		
State Space		
SymbiYosys		
Examples		
> Counter		
Sequences		
Quizzes		

#### G



#### Welcome

Motivation

Basics

Clocked and **\$**past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

▷ Sequences

Overview

Clocking

 $\mathsf{Bind}$ 

Sequences

Questions?

Quizzes

#### Sequences

#### **G** Lesson Overview

Welcome
Motivation
Basics
Clocked and \$past
k Induction
Bus Properties
Free Variables
Abstraction
Invariants
Multiple-Clocks
Multiple-Clocks Cover
Multiple-Clocks Cover Sequences
Multiple-Clocks Cover Sequences Overview
Multiple-Clocks Cover Sequences Overview Clocking
Multiple-Clocks Cover Sequences Overview Clocking Bind
Multiple-Clocks Cover Sequences > Overview Clocking Bind Sequences
Multiple-Clocks Cover Sequences > Overview Clocking Bind Sequences Questions?

SystemVerilog has some amazing formal properties

- property can be assumed or asserted By rewriting our assert's and assume's as properties, we can then control when they are asserted or assumed better.
   bind formal properties to a subset of your design Allows us to (finally) separate the properties from the module they support
- sequence A standard property description language

#### Objectives

Learn the basics of SystemVerilog Assertions
 Gain confidence with yosys+verific

#### **G**<sup>T</sup> Building on the past

Welcome

Motivation

Basics

Clocked and **\$**past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

▷ Overview

Clocking

Bind

Sequences

Questions?

Quizzes

Much of what we've written can easily be rewritten in SVA

always @(\*)
if (A)
 assert(B);

can be rewritten as,

```
assert property (@(posedge i_clk)
        A |-> B);
```

Note that this is now a *clocked* assertion, but otherwise it's equivalent

#### **G** Building on the past

Wel	come
	come

Motivation

Basics

Clocked and **\$**past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

> Overview

Clocking

Bind

Sequences

Questions?

Quizzes

Much of what we've written can easily be rewritten in SVA

Can be rewritten as,

```
assert property (@(posedge i_clk)
        A |=> B);
```

#### **G** Building on the past

Motivation

Basics

Clocked and **\$**past

k Induction

```
Bus Properties
```

Free Variables

Abstraction

Invariants

Multiple-Clocks

```
Cover
```

Sequences

> Overview

Clocking

Bind

Sequences

Questions?

Quizzes

Much of what we've written can easily be rewritten in SVA

Can be rewritten as,

```
assert property (@(posedge i_clk)
        A |=> B);
```

Read this as A implies B on the next clock tick.

No f\_past\_valid required anymore. This is a statement about the next clock tick, not the last one.

These equivalencies apply to **assume**() as well

## **G** Properties

Welcome

Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

▷ Overview

Clocking

Bind

Sequences

Questions?

Quizzes

```
You can also declare properties:
```

```
property SIMPLE_PROPERTY;
     @(posedge i_clk) a |=> b;
endproperty
```

assert property(SIMPLE\_PROPERTY);

This would be the same as

#### G Assume vs Assert

```
You could also do something like:
Welcome
Motivation
                 parameter [0:0] F_SUBMODULE = 1'b0;
Basics
Clocked and $past
                 generate if (F_SUBMODULE)
k Induction
                 begin
Bus Properties
                            assume property(INPUT_PROP);
Free Variables
                 end else begin
Abstraction
                            assert property(INPUT_PROP);
                 end endgenerate
Invariants
Multiple-Clocks
                 assert property(LOCAL_PROP);
Cover
                 assert property(OUTPUT_PROP);
Sequences
\triangleright Overview
Clocking
                 This would work quite nicely for a bus property file
Bind
Sequences
Questions?
```

Quizzes

#### **G** Parameterized Properties

Wel	come

```
Motivation
```

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

▷ Overview

Clocking

Bind

Sequences

Questions?

Quizzes

```
Properties can also accept parameters
```

```
property IMPLIES(a,b);
  @(posedge i_clk)
  a |-> b;
```

endproperty

```
assert property(IMPLIES(x, y));
```

#### **G** Parameterized Properties

```
Welcome
```

```
Motivation
```

Basics

Clocked and **\$**past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

▷ Overview

Clocking

Bind

Sequences

Questions?

Quizzes

Properties can also accept parameters

```
property IMPLIES_NEXT(a,b);
     @(posedge i_clk) a |=> b;
endproperty
```

```
assert property(IMPLIES_NEXT(x, y));
```

Remember, if you want to use |=>, **Spast**, etc., you need to define a clock.
## GT Clocking

Wel	come
V V CI	come

Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Overview

 $\triangleright$  Clocking

Bind

Sequences

Questions?

Quizzes

Getting tired of writing @(posedge i\_clk)?

You can set a default clock

```
default clocking @(posedge i_clk);
endclocking
```

Assumes i\_clk if no clock is given.

## GT Clocking

Welcome

Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Overview

Clocking

Bind

Sequences

Questions?

Quizzes

Getting tired of writing @(posedge i\_clk)?

- You can set a default clock
- You can set a default clock within a given block

```
clocking @(posedge i_clk);
    // Your properties can go here
    // As with assert, assume,
    // sequence, etc.
```

#### endclocking

Assumes i\_clk for all of the properties within the clocking block.

## **Global Clocking**

Welcome	When using verific, <b>\$global_clock</b> must first be defined
Motivation Basics Clasked and Speet	<pre>(* gclk *) wire gbl_clk; global clocking @(posedge gbl_clk); endclocking</pre>
k Induction	This defines the <b>\$global_clock</b>
Bus Properties Free Variables	<ul> <li>as a positive edge transition of gbl_clk.</li> <li>The ( ) stabilized a terms is index of fermiol times to be a fermiol.</li> </ul>
Abstraction Invariants	Ine (* gclk *) attribute turns it into a formal timestep
Multiple-Clocks Cover	
Sequences Overview	
▷ Clocking Bind Sequences	
Questions? Quizzes	



Clocked and **\$**past

k Induction

Bus Properties

- Free Variables
- Abstraction
- Invariants

Multiple-Clocks

Cover

Sequences

Overview

Clocking

⊳ Bind

Sequences

Questions?

Quizzes



Common bench testing works on black boxes This doesn't work well with formal methods

#### Bind Welcome TestBench Motivation Module Basics Module under Clocked and \$past under test k Induction test **Bus Properties** Formal section Free Variables Common bench testing works on black boxes Abstraction This doesn't work well with formal methods Invariants Multiple-Clocks Placing properties within a module doesn't separate the two Cover Sequences Overview

Clocking Bind Sequences Questions?

Quizzes

Invariants

Sequences Overview

Clocking

Sequences Questions?

Quizzes

Cover

Multiple-Clocks



- Common bench testing works on black boxes
   This doesn't work well with formal methods
  - Placing properties within a module doesn't separate the two

Using the SVA *bind* command, we can

- Separate properties from a design
- Maintains the necessary "white box" perspective

Welcome

Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Overview

Clocking

⊳ Bind

Sequences

Questions?

Quizzes

```
Can bind to specific named variables
```

```
module mut(input i, output o);
        reg
           r;
        // Your logic here
endmodule
module mut_formal(input a, input b, input r);
        // Your formal properties go here
endmodule
bind mut mut_formal mut_instance (
        // Bind inputs together
        .a(i), .b(o), .r(r)
        // The general format is
        .mut_formal_name(mut_name));
```

Note all mut\_formal ports must be inputs

```
Can bind to specific named variables
                Welcome
                  Can also make all variables available to your properties
                Motivation
Basics
                   module mut(input i, output o);
Clocked and $past
                              reg
                                  r;
k Induction
                             // Your logic here
Bus Properties
                   endmodule
Free Variables
Abstraction
                   module mut_formal(input i, input o, input r);
Invariants
                             // Your formal properties go here
Multiple-Clocks
                   endmodule
Cover
Sequences
                   // Make every mut variable available in
Overview
                   // mut_formal with a variable of the same
Clocking
                   // name
\triangleright Bind
Sequences
                   bind mut mut_formal mut_instance (.*);
Questions?
Quizzes
                   In order to use .*, names must match
```

```
Can bind to specific named variables
                Welcome
                  Can also make all variables available to your properties
                Motivation
                  Can pass parameters through as well
Basics
                Clocked and $past
                   module mut(input i, output o);
k Induction
                              parameter ONE = 5;
Bus Properties
                              // Your logic here
Free Variables
                   endmodule
Abstraction
Invariants
                   module mut_formal(input i, input o, input r);
Multiple-Clocks
                              parameter TWO = 14;
Cover
                              // Your formal properties go here
Sequences
                   endmodule
Overview
Clocking
\triangleright Bind
                   bind mut mut_formal #(.TWO(ONE))
Sequences
                              mut_instance (.*);
Questions?
Quizzes
```

Welcome
Motivation
Basics
Clocked and <b>\$</b> past
k Induction
Bus Properties
Free Variables
Abstraction
Invariants
Multiple-Clocks
Cover
Sequences
Overview
Clocking
Bind
▷ Sequences
Questions?
Quizzes

So far with properties,

- We haven't done anything really all that new.
  - We've just rewritten what we've done before in a new form.

Sequences are something new

We	lcome

Motivation

Basics

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Overview

Clocking

Bind

 $\triangleright$  Sequences

Questions?

Quizzes

With sequences, you can

Specify a series of actions

```
sequence EXAMPLE;
```

```
O(posedge i_clk) a ##1 b ##1 c ##1 d;
endsequence
```

With sequences, you can

Wel	come
v v Ci	come

Motivation

Basics

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Overview

Clocking

Bind

 $\triangleright$  Sequences

Questions?

Quizzes

Specify a series of actions, separated by some number of clocks

```
sequence EXAMPLE;
     @(posedge i_clk) a ##2 b ##5 c;
endsequence
```

In this example, b always follows a two clocks later, and c follows five clocks after b

Welcome	V
Motivation	-
Basics	
Clocked and <b>\$</b> past	
k Induction	
Bus Properties	
Free Variables	
Abstraction	
Invariants	
Multiple-Clocks	
Cover	
Sequences	
Overview	
Clocking	
Bind	
▷ Sequences	
Questions?	

Quizzes

With sequences, you can

Specify a series of predicates, separated in time

Can express range(s) of repeated values

```
sequence EXAMPLE;
     @(posedge i_clk) b[*2:3] ##1 c;
endsequence
// is equivalent to ...
sequence EXAMPLE_A_2x; // 2x
     @(posedge i_clk) b ##1 b ##1 c;
endsequence
// or
sequence EXAMPLE_A_3x; // 3x
     @(posedge i_clk) b ##1 b ##1 b ##1 c;
endsequence
```

Welcome
Motivation
Basics
Clocked and <b>\$</b> past
k Induction
Bus Properties
Free Variables
Abstraction
Invariants
Multiple-Clocks
Cover
Sequences
Overview
Clocking
Rind

Quizzes

Questions?

With sequences, you can

- Specify a series of predicates, separated in time
- Can express range(s) of repeated values
  - [\*0:M] Predicate may be skipped
  - [\*N:M] specifies from N to M repeats
  - [\*N:\$] Repeats at least N times, with no maximum

Ranges can include empty sequences, such as ##[\*0:4]Compose multiple sequences together

- AND, seq\_1 and seq\_2
- OR, seq\_1 or seq\_2
- NOT, not seq

### G And vs Intersect

Welcome
Motivation
Basics
Clocked and \$past
k Induction
Bus Properties
Free Variables
Abstraction
Invariants
Multiple-Clocks
Cover
Sequences
Overview
Clocking
Bind
▷ Sequences
Questions?
Quizzes

The and and intersect operators are very similar

- and is only true if both sequences are true
- **intersect** is only true if both sequences are true *and* have the same length

Welcome

Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Overview

Clocking

Bind

 $\triangleright$  Sequences

Questions?

Quizzes

```
sequence A;
@(posedge i_clk)
(EXP) [*0:$] intersect SEQ;
```

endsequence

Throughout

is equivalent to

```
sequence B;
@(posedge i_clk)
(EXP) throughout SEQ;
```

#### endsequence

The EXP expression must be true from now until SEQ ends

come
001110

Motivation

Basics

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Overview

Clocking

Bind

▷ Sequences

Questions?

Quizzes

```
Until property A;
```

```
@(posedge i_clk)
(E1) [*0:$] ##1 (E2);
```

```
endproperty
```

Throughout

is equivalent to

```
property B;
     @(posedge i_clk)
     (E1) until E2;
endproperty
```

until can only be used in a property, not within a sequence

```
Welcome
```

Motivation

Basics

Clocked and **\$**past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Overview

Clocking

Bind

▷ Sequences

Questions?

Quizzes

```
property A;
@(posedge i_clk)
(E1) [*0:$] ##1 (E2);
```

```
endproperty
```

Throughout

Until

is equivalent to

```
property B;
     @(posedge i_clk)
     (E1) until E2;
endproperty
```

**until** can only be used in a **property**, not within a **sequence** There is an ugly subtlety here

Must E2 ever take place?

We	lcome
vvc	

Motivation

Basics

#### Throughout

Until

Within

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Overview

Clocking

Bind

▷ Sequences

Questions?

Quizzes

#### endsequence

is equivalent to

```
sequence B;
@(posedge i_clk)
(S1) within S2;
```

#### endsequence

### **Returning to Properties**

Welcome	Pr	operties c	an reference	e sequences
Motivation		Directly		
Clocked and \$past k Induction		assert assert	property property	(seq); (expr  -2
Bus Properties Free Variables		Implicati	on: sequenc	ces can imp
Abstraction Invariants		assert assert	property property	$( \texttt{seq} \mid -> \ (\texttt{seq} \mid =>$
Cover				
Sequences Overview Clocking Bind				
<ul> <li>Sequences</li> <li>Questions?</li> </ul>				
Quizzes				

```
t property (seq);
t property (expr | -> seq);
```

ation: sequences can imply properties

**t property** (seq |-> some\_other\_property); **t property** (seq |=> another\_property);

#### **G** Returning to Properties

Welcome	
Motivation	

Basics

Properties can include ...

if statements

assert property (if (A) P1 else P2);

k Induction

**Bus Properties** 

Clocked and \$past

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Overview

Clocking

Bind

▷ Sequences

Questions?

Quizzes

not, and, or even or statements

```
assert property (not P1);
assert property (P1 and P2);
assert property (P1 or P2);
```

Wel	come
	001110

Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Free Variables

```
Abstraction
```

Invariants

Multiple-Clocks

Cover

Sequences

Overview

Clocking

Bind

 $\triangleright$  Sequences

Questions?

Quizzes

A bus request will not change until it is accepted

```
property BUS_REQUEST_HOLD;
    @(posedge i_clk)
    (STB)&&(STALL)
    |=> (STB)&&($stable(REQUEST));
endproperty
```

assert property (BUS\_REQUEST\_HOLD);

### **G** Ex. Bus Request

Welcome	A request persists until it is accepted	
Motivation	sequence BUS REQUEST.	
Basics		
Clocked and <b>\$</b> past	$(poseuge 1_CIK)$	
k Induction	// Repeat up to MAX_STALL CIKS	
	(STB)&&(STALL) [*0:MAX_STALL]	
Bus Properties	##1 (STB)&&(!STALL);	
Free Variables	endsequence	
Abstraction		
Invariants	<b>assert property</b> (STB $  - >$ BUS_REQUEST);	
Multiple-Clocks		
Cover	You no longer need to count stalls yourself.	
Sequences		
Overview		
Clocking		
Bind		
Questions?		
Quizzes		

	·
Welcome	A request persists until it is accepted
Motivation	sequence BUS_REQUEST;
Basics	<pre>@(posedge i_clk)</pre>
Clocked and \$past	// Repeat up to MAX_STALL clks
k Induction	(STB)&&(STALL) [*0:MAX_STALL]
Bus Properties	##1 (STB)&&(!STALL);
Free Variables	endsequence
Abstraction	
Invariants	<b>assert property</b> (STB $  - >$ BUS_REQUEST);
Multiple-Clocks	
Cover	You no longer need to count stalls yourself.
Sequences	Could we do this with an <b>until</b> statement?
Overview	
Clocking	
Questions?	
Quizzes	

Welcome

Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Overview

Clocking

Bind

 $\triangleright$  Sequences

Questions?

Quizzes

```
A request persists until it is accepted
```

```
sequence BUS_REQUEST;
  @(posedge i_clk)
  (STB)&&(STALL) until (STB)&&(!STALL);
```

endsequence

**assert property** (STB  $| \rightarrow$  BUS\_REQUEST);

What is the difference?

Welcome

Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Overview

Clocking

Bind

 $\triangleright$  Sequences

Questions?

Quizzes

```
A request persists until it is accepted
```

```
sequence BUS_REQUEST;
    @(posedge i_clk)
    (STB)&&(STALL) until (STB)&&(!STALL);
endsequence
```

**assert property** (STB | - > BUS\_REQUEST);

What is the difference? The **until** statement goes forever, our prior example was limited to MAX\_STALL clock cycles.

Welcome

Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Overview

Clocking

Bind

 $\triangleright$  Sequences

Questions?

Quizzes

```
A request persists until it is accepted
```

```
sequence BUS_REQUEST;
@(posedge i_clk)
(STB)&&(STALL) until (STB)&&(!STALL);
```

endsequence

**assert property** (STB | - > BUS\_REQUEST);

What is the difference?

But ... what happens if RESET is asserted?

## **G** Bus Request

Welcome

Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Free Variables

```
Abstraction
```

Invariants

Multiple-Clocks

Cover

Sequences

Overview

Clocking

Bind

 $\triangleright$  Sequences

Questions?

Quizzes

```
A property can be conditionally disabled
```

```
sequence BUS_REQUEST;
    // Repeat up to MAX_STALL clks
    (STB)&&(STALL) [*0:MAX_STALL]
    ##1 (STB)&&(!STALL);
```

endsequence

```
assert property (
    @(posedge i_clk)
    disable iff (i_reset)
    STB |-> BUS_REQUEST);
```

The assertion will no longer fail if i\_reset clears the request What if the request is aborted?

### **G** Ex. Bus Request

```
A property can be conditionally disabled
Welcome
Motivation
                 sequence BUS_REQUEST;
Basics
                            @(posedge i_clk)
Clocked and $past
                            // Repeat up to MAX_STALL clks
k Induction
                             (STB)\&\&(STALL) [*0:MAX_STALL]
Bus Properties
                            ##1 (STB)&&(!STALL);
Free Variables
                 endsequence
Abstraction
Invariants
                 assert property (
Multiple-Clocks
                            @(posedge i_clk)
                             disable iff ((i_reset)||(!CYC))
Cover
                            STB |-> BUS_REQUEST);
Sequences
Overview
Clocking
                 Will this work?
Bind
\triangleright Sequences
Questions?
Quizzes
```

### **G** Ex. Bus Request

```
A property can be conditionally disabled
Welcome
Motivation
                 sequence BUS_REQUEST;
Basics
                            @(posedge i_clk)
Clocked and $past
                            // Repeat up to MAX_STALL clks
k Induction
                            (STB)\&\&(STALL) [*0:MAX_STALL]
Bus Properties
                            ##1 (STB)&&(!STALL);
Free Variables
                 endsequence
Abstraction
Invariants
                 assert property (
Multiple-Clocks
                            @(posedge i_clk)
                            disable iff ((i_reset)||(!CYC))
Cover
                            STB |-> BUS_REQUEST);
Sequences
Overview
Clocking
                 Will this work? Yes!
Bind
\triangleright Sequences
Questions?
Quizzes
```

```
Welcome
```

Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Free Variables

```
Abstraction
```

Invariants

Multiple-Clocks

Cover

Sequences

Overview

Clocking

Bind

▷ Sequences

Questions?

Quizzes

Some peripherals will only ever accept one request

```
sequence SINGLE_ACK(MAX_DELAY);
 @(posedge i_clk)
 (!ACK)&&(STALL) [*0:MAX_DELAY]
 ##1 (ACK)&&(!STALL);
```

endsequence

```
assert property (
    disable iff ((i_reset)||(!CYC))
    (STB)&&(!STALL) |=> SINGLE_ACK(32);
    );
```

This peripheral will

Stall up to 32 clocks following any accepted request, until it

- Acknowledges the request, and
- Releases the bus on the same cycle

Motivation

k Induction

**Bus Properties** 

Free Variables

Multiple-Clocks

Sequences Questions?

Abstraction

Invariants

Sequences Overview Clocking

Cover

Bind

Quizzes

Clocked and **\$**past

Basics

#### Some peripherals will

- $\hfill\square$  Never stall the bus, and
- Acknowledge every request after a fixed number of clock ticks

```
property NEVER_STALL(DELAY);
     @(posedge i_clk)
     disable iff ((i_reset)||(!CYC))
     (STB) |-> ##[*DELAY] (ACK);
endproperty
```

```
assert property (NEVER_STALL(DELAY)
and (!STALL));
```

This is illegal. Can you spot the bug?

272 / 462

Wel	come
V V CI	come

Motivation

k Induction

**Bus Properties** 

Free Variables

Multiple-Clocks

 $\triangleright$  Sequences

Questions?

Quizzes

Abstraction

Invariants

Sequences Overview Clocking

Cover

Bind

Clocked and **\$**past

Basics

#### Some peripherals will

- Never stall the bus, and
- Acknowledge every request after a fixed number of clock ticks

```
property NEVER_STALL(DELAY);
    @(posedge i_clk)
    disable iff ((i_reset)||(!CYC))
    (STB) |-> ##[*DELAY] (ACK);
endproperty
```

```
assert property (NEVER_STALL(DELAY)
and (!STALL));
```

This is illegal. Can you spot the bug? What logic does the disable iff apply to?

272 / 462

This is valid

Motivation

Basics

#### Some peripherals will

- $\hfill\square$  Never stall the bus, and
- Acknowledge every request after a fixed number of clock ticks

```
property NEVER_STALL(DELAY);
     @(posedge i_clk)
     disable iff ((i_reset)||(!CYC))
     (STB) |-> ##[*DELAY] (ACK);
endproperty
assert property (NEVER_STALL(DELAY));
```

assert property (!STALL);

Bus Properties

k Induction

Clocked and **\$**past

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Overview

Clocking

Bind

 $\triangleright$  Sequences

Questions?

Quizzes

```
273 / 462
```

Welcome
---------

Motivation

Basics

Clocked and \$past

 $\boldsymbol{k}$  Induction

Bus Properties

```
Free Variables
```

```
Abstraction
```

Invariants

Multiple-Clocks

Cover

Sequences

Overview

Clocking

Bind

▷ Sequences

Questions?

Quizzes

Cannot ACK or ERR when no request is pending

Or as we did it before

Which is simpler to understand?

## GT Ex. UART Tx

```
Let's look at an serial port transmitter example.
Welcome
                 A baud interval is CKS clocks ...
Motivation
Basics
                    Output data is constant
                 Clocked and $past
                    Logic doesn't change state
                 k Induction
                    Internal shift register value is known
                 Bus Properties
                    Ends with zero_baud_counter
                 П
Free Variables
Abstraction
                 sequence BAUD_INTERVAL(CKS, DAT, SR, ST);
Invariants
                            ((o_uart_tx = DAT)\&\&(state = ST))
Multiple-Clocks
                                       \&\&(lcl_data = SR)
Cover
                                       \&\&(!zero_baud_counter))[*(CKS-1)]
Sequences
                           ##1 (o_uart_tx == DAT)&&(state == ST)
Overview
Clocking
                                       \&\&(lcl_data = SR)
Bind
                                       &&(zero_baud_counter))
\triangleright Sequences
Questions?
                 endsequence
Quizzes
```
#### GT Ex. UART Tx

Welcome

Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Overview

Clocking

Bind

 $\triangleright$  Sequences

Questions?

Quizzes

```
A byte consists of 10 Baud intervals
```

```
sequence SEND(CKS, DATA);
        BAUD_INTERVAL(CKS, 1'b0, DATA, 4'h0)
        ##1 BAUD_INTERVAL(CKS, DATA[0],
                  \{\{(1), \{1, b1\}\}, DATA[7:1]\}, 4'h1\}
        ##1 BAUD_INTERVAL(CKS, DATA[1],
                  \{\{(2), \{1', b1\}\}, DATA[7:2]\}, 4', h2\}
         ##1 BAUD_INTERVAL(CKS, DATA[6],
                  \{\{(7), \{1, b1\}\}, DATA[7]\}, 4, h7\}
        ##1 BAUD_INTERVAL(CKS, DATA[7],
                  \{ 7'h7f, DATA[7] \}, 4'h8 \}
        ##1 BAUD_INTERVAL(CKS, 1'b1, 8'hff, 4'h9);
endsequence
```

#### GT Ex. UART Tx

Welcome Motivation Basics Clocked and **\$**past k Induction **Bus Properties** Free Variables Abstraction Invariants Multiple-Clocks Cover Sequences Overview Clocking Bind  $\triangleright$  Sequences Questions? Quizzes

```
Transmitting a byte requires
```

```
always @(posedge i_clk)
if ((i_wr)&&(!o_busy))
            fsv_data <= i_data;</pre>
```

```
assert property (@(posedge i_clk)
 (i_wr)&&(!o_busy)
 |=> ((o_busy) throughout
        SEND(CLOCKS_PER_BAUD,fsv_data))
 ##1 ((!o_busy)&&(o_uart_tx)
        &&(zero_baud_counter));
```

- A transmit request is received
- The data is sent
- The controller returns to idle

#### GT Ex. UART Tx

Transmitting a byte requires

```
Welcome
```

Motivation

Basics

Clocked and **\$**past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Overview

Clocking

Bind

Sequences

Questions?

Quizzes

```
assert property (@(posedge i_clk)
  (i_wr)&&(!o_busy)
  |=> ((o_busy) throughout
        SEND(CLOCKS_PER_BAUD,fsv_data))
  ##1 ((!o_busy)&&(o_uart_tx)
        &&(zero_baud_counter));
```

Make sure ...

- The sequence has a defined beginning Only ever triggered once at a time
- Doesn't reference changing data
- throughout is within parenthesis
  - You tie all relevant state information together

#### **G** SymbiYosys

	Symbirosys
Welcome	Using SystemVerilog Assertions with Yosys requires Verific
Motivation	[options]
Basics	mode prove
Clocked and <b>\$</b> past	[engines]
k Induction	smtbmc
Bus Properties	[script]
Free Variables	
Abstraction	#
Invariants	<b>read</b> -formal module.v
Multiple-Clocks	# other files would go here
Cover	<pre>prep -top module</pre>
Sequences Overview	opt_merge -share_all
Clocking	
Bind	[files]
Sequences Questions?	/demo-rtl/module.v
Quizzes	

## **G** SymbiYosys

	Symbrusys
Welcome	Using SystemVerilog Assertions with Yosys requires Verific
Motivation	[options]
Basics	mode prove
Clocked and <b>\$</b> past	[engines]
k Induction	smtbmc
Bus Properties	[script]
Free Variables	# The read command works both with and without Verific
Abstraction	# SymbiYosys script doesn't change therefore
Invariants	read —formal module.v ←──
Multiple-Clocks	<i># other files would go here</i>
Cover	<pre>prep -top module</pre>
Sequences	opt_merge -share_all
Overview	
Bind	[files]
Sequences Questions?	/demo-rtl/module.v
Quizzes	

#### **G** SysVerilog Conclusions

Motivation
Basics
Clocked and \$past
k Induction
Bus Properties
Free Variables
Abstraction
Invariants
Multiple-Clocks
Cover
Sequences
Overview
Clocking
Bind
▷ Sequences
Questions?
Quizzes

Welcome

SystemVerilog Concurrent Assertions ....

- can be very powerful
- can be very confusing
- can be used with immediate assertions
   You can keep using the simpler property form we've been using

Let's formally verify a synchronous FIFO Welcome Motivation module sfifo(i\_clk, i\_reset, Basics i\_wr, i\_data, o\_full, Clocked and **\$**past i\_rd, o\_data, o\_empty, k Induction o\_err); **Bus Properties** // ... Free Variables **'ifdef** FORMAL Abstraction // Properties understood by either Invariants // Yosys or Verific // .... Multiple-Clocks Cover 'endif **'ifdef** VERIFIC\_SVA Sequences Overview // Verific-only properties Clocking // .... Bind  $\triangleright$  Sequences 'endif Questions? endmodule Quizzes

Welcome	Let's
Motivation	What
Basics	
Clocked and <b>\$</b> past	
k Induction	
Bus Properties	
Free Variables	
Abstraction	
Invariants	
Multiple-Clocks	
Cover	
Sequences	
Overview	
Clocking	
Bind	
Sequences	
Questions?	
Quizzes	

et's formally verify a synchronous FIFO Vhat properties do you think would be appropriate?

Welcome
Motivation
Basics
Clocked and \$past
k Induction
Bus Properties
Free Variables
Abstraction
Invariants
Multiple-Clocks
Cover
Sequences
Overview
Clocking
Bind
▷ Sequences
Questions?
Quizzes

Let's formally verify a synchronous FIFO What properties do you think would be appropriate?

Should never go from full to empty

Welcome
Motivation
Basics
Clocked and \$past
k Induction
Bus Properties
Free Variables
Abstraction
Invariants
Invariants Multiple-Clocks
Invariants Multiple-Clocks Cover
Invariants Multiple-Clocks Cover Sequences
Invariants Multiple-Clocks Cover Sequences Overview
Invariants Multiple-Clocks Cover Sequences Overview Clocking
Invariants Multiple-Clocks Cover Sequences Overview Clocking Bind
Invariants Multiple-Clocks Cover Sequences Overview Clocking Bind ▷ Sequences
InvariantsMultiple-ClocksCoverSequencesOverviewClockingBind▷ SequencesQuestions?

Let's formally verify a synchronous FIFO What properties do you think would be appropriate?

Should never go from full to empty except on a reset

Welcome
Motivation
Basics
Clocked and \$past
k Induction
Bus Properties
Free Variables
Abstraction
Invariants
Multiple-Clocks
Cover
Sequences
Overview
Clocking
Bind
▷ Sequences
Questions?
Quizzes

Let's formally verify a synchronous FIFO What properties do you think would be appropriate?

Should never go from full to empty except on a reset
 Should never go from empty to full

Welcome	L
Motivation	V
Basics	
Clocked and <b>\$</b> past	
k Induction	
Bus Properties	
Free Variables	
Abstraction	
Invariants	
Multiple-Clocks	
Cover	
Sequences	
Overview	
Clocking	
Bind	
▷ Sequences	
Questions?	
Quizzes	

Let's formally verify a synchronous FIFO What properties do you think would be appropriate?

- Should never go from full to empty except on a reset
   Should never go from empty to full
  - The two outputs, o\_empty and o\_full, should properly reflect the size of the FIFO
    - o\_empty means the FIFO is currently empty
      - o\_full means the FIFO has  $2^N$  elements within it

Welcome	Let's forr
Welcome	M/hat pro
Motivation	vvnat pro
Basics	□ Shoul
Clocked and <b>\$</b> past	
k Induction	Shoul
Bus Properties	The t
Free Variables	the si
Abstraction	— o_
Invariants	
Multiple-Clocks	_ 0_
Cover	D Chall
Sequences	
Overview	- Gi
Clocking	– Ve
Bind	SU
✓ Sequences	5u
Questions?	(L
Quizzes	

Let's formally verify a synchronous FIFO What properties do you think would be appropriate?

- Should never go from full to empty except on a reset
   Should never go from empty to full
  - The two outputs, o\_empty and o\_full, should properly reflect the size of the FIFO
    - o\_empty means the FIFO is currently empty
    - o\_full means the FIFO has  $2^N$  elements within it
  - Challenge: Use sequences to prove that
    - Given any two values written successfully
    - Verify that those two values can (some time later) be read successfully, and in the right order (Unless a reset takes place in the meantime)

#### GT Hint

Welcome
Motivation
Basics
Clocked and <b>\$</b> past
k Induction
Bus Properties
Free Variables
Abstraction
Invariants
Multiple-Clocks
Cover
Sequences
Overview
Clocking
Bind
▷ Sequences
Questions?
Quizzes

When using sequences,...

 It can be very difficult to figure out what part of the sequence failed.

The assertion that fails will reference the entire failing sequence.

Suggestions:

- Sequences must be triggered
   Be aware of what triggers a sequence
- Use combinational logic to define wires that will then represent steps in the sequence
- Build the sequences out of these wires

#### G Hint continued

Welcome	Here's an example:	
MotivationBasicsClocked and \$pastk InductionBus PropertiesFree VariablesAbstractionInvariantsMultiple-Clocks	<pre>wire f_a, f_b, f_c; // assign f_a = // your logic assign f_b = // your logic assign f_c = // your logic // sequence ARBITRARY_EXAMPLE_SEQUENCE f_a [*0:4] ##1 f_b ##1 f_c[*12:16]; endsequence</pre>	
Cover Sequences Overview Clocking Bind ▷ Sequences Questions? Quizzes	<ul> <li>If you use this approach</li> <li>Interpreting the wave file will be much easier</li> <li>The f_a, etc., lines will be in the trace</li> </ul>	

# **G** Questions?

	QUESLIONS:	
		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Welcome		•
Motivation		
Basics		
Clocked and <b>\$</b> past		
k Induction		
Bus Properties		
Free Variables		
Abstraction		
Invariants		
Multiple-Clocks		
Cover		
Sequences		
Overview		
Clocking		
Bind		
Sequences		
▷ Questions?		
Quizzes		

#### G



#### Welcome

Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

▷ Quizzes

#### Quizzes

# **G** Quiz #1

Welcome	Will the assertion below ever fail?
Motivation	reg [15:0] counter:
Basics	
Clocked and <b>\$</b> past	initial counter $= 0;$
k Induction	always @(posedge clk)
Bus Properties	counter <= counter + 1'b1;
Free Variables	
Abstraction	always @(*)
nvariants	begin
Multiple-Clocks	assert(counter <= 100);
Cover	assume(counter <= 90);
Sequences	end
Quizzes	

Welcome

Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

No, it will never fail.

The assumption will prohibit the assertion from being evaluated.

```
always @(*)
begin
    assert(counter <= 100);
    assume(counter <= 90);</pre>
```

end

This is an example of what I call a *careless asumption*.

# GT Quiz #2

Welcome	WWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWW
Motivation Basics Clocked and <b>\$</b> past	parameter [15:0]MAX_AMOUNT = 22;reg[15:0]counter;
k InductionBus PropertiesFree VariablesAbstractionInvariants	<pre>always @(posedge i_clk) if ((i_start_signal)&amp;&amp;(counter == 0))</pre>
Multiple-Clocks Cover Sequences Quizzes	<pre>always @(*)     o_busy = (counter != 0);</pre>
	<pre>'ifdef FORMAL always @(*) assert(counter &lt; MAX_AMOUNT);</pre>
	'endif

Welcome	This design just needs an initial counter value to pass
Motivation	<b>parameter</b> $[15.0]$ MAX AMOUNT = $22.$
Basics	reg [15:0] counter = 0
Clocked and \$past	
k Induction	always @(posedge i clk)
Bus Properties	if ((i start signal) & (counter == 0))
Free Variables	counter <= MAX AMOUNT - 1'b1:
Abstraction	else if (counter != 0)
Invariants	$\dot{\text{counter}} <= \dot{\text{counter}} - 1;$
Multiple-Clocks	
Cover	always @(*)
Sequences	o_busy = (counter != 0);
Quizzes	
	'ifdef FORMAL
	always @(*)
	<pre>assert(counter &lt; MAX_AMOUNT);</pre>
	'endif

# GT Quiz #3

Welcome	Will the following design pass formal verification?
Motivation Basics	<b>reg</b> [15:0] counter;
Clocked and \$past	initial counter = 0;
Bus Properties	always @(posedge clk)
Free Variables	$\begin{array}{c} \text{counter} = 10 \text{ d22} \\ \text{counter} <= 0; \end{array}$
Abstraction	else
Invariants Multiple-Clocks	counter <= counter + 1'b1;
Cover	always @(*)
Sequences	assert(counter $!= 16'd500$ );
Quizzes	

Welcome	The following approach will pass both BMC and induction.
Motivation Basics	<b>reg</b> [15:0] counter;
Clocked and <b>\$</b> past <i>k</i> Induction	initial counter = 0;
Bus Properties Free Variables	if (i_reset) // Keep ASIC designers happy
Abstraction	counter <= 0; else if (counter == 16'd22)
Invariants Multiple-Clocks	counter <= 0; else
Cover	counter <= counter + 1'b1;
Quizzes	<pre>// The correct assertion should reference // all of the unreachable counter values always @(*)</pre>
	assert(counter <= 16'd22);

 $\sqrt{\Lambda}$ 

# **G** Quiz #4

Welcome
Motivation
Basics
Clocked and \$past
k Induction
Bus Properties
Free Variables
Abstraction
Invariants
Multiple-Clocks
Cover
Sequences
Quizzes

Will the following design pass formal verification?

```
initial counter = 0;
always @(posedge i_clk)
if ((i_start_signal)&&(counter == 0))
        counter \leq 23;
else if (counter != 0)
        counter <= counter -1'b1;
always Q(*)
        assert (counter < 24);
always @(*)
        assume(!i_start_signal);
always @(posedge i_clk)
        assert($past(counter == 0));
```

Welcome Motivation Basics Clocked and **\$**past k Induction **Bus Properties** Free Variables Abstraction Invariants Multiple-Clocks Cover Sequences Quizzes

If you replace assert(\$past(counter==0)); with
assert(counter==0);, then this design passes.

```
initial counter = 0;
always @(posedge i_clk)
if ((i_start_signal)&&(counter == 0))
        counter \leq 23:
else if (counter != 0)
        counter \leq counter -1'b1;
always @(*)
        assert (counter < 24);
always @(*)
        assume(!i_start_signal);
always @(posedge i_clk)
        assert(counter = 0);
```

# GT Quiz #5

Welcome

Motivation

Basics

Clocked and **\$**past

k Induction

```
Bus Properties
```

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

How are the following two assertions different?

```
initial f_past_valid = 1'b0;
always @(posedge i_clk)
      f_past_valid <= 1'b1;</pre>
```

```
assert property (@(posedge i_clk)
        (o_wb_stb)&&(i_wb_stall)
        |=> o_wb_stb
        &&($stable({i_wb_addr, i_wb_we})));
```

Welcome	The first
Motivation	a "concu
Basics	While th
Clocked and <b>\$</b> past	free vers
k Induction	□ The secc
Bus Properties	easier to
Free Variables	
Abstraction	accert pr
Invariants	assert pr
Multiple-Clocks	
Cover	=
Sequences	
Quizzes	Functionally

- The first assertion was an "immediate" assertion, the second a "concurrent assertion".
- While the Symbiotic EDA Suite supports both assertions, the free version of Yosys only supports immediate assertions The second assertion is more compact, and perhaps even easier to read

Functionally, the two assertions are *identical!* 

# GT Quiz #6

```
Welcome
```

```
Motivation
```

Basics

Clocked and \$past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

When using multiclock techniques, which of the below descriptions describes a signal that only changes on the positive edge of a clock?

Welcome

Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

The correct way to assert that a signal will only change on a positive clock edge requires asserting that the signal will be stable in all other cases.

Be aware, \$rose() depends upon the \$past(), so don't forget an
f\_past\_valid signal!
With (\* gclk \*), I like to call it f\_past\_valid\_gbl, and define it
as,

```
reg f_past_valid_gbl = 1'b0;
always @(posedge gbl_clk)
f_past_valid_gbl <= 1'b1;</pre>
```

# **G** Quiz #7

Welcome	Will this simple counter ever pass formal verification?	
Motivation Basics	<b>reg</b> $[15:0]$ counter = 0;	
Clocked and \$past	always @(posedge i_clk)	
Bus Properties	<pre>if ((i_start_signal)&amp;&amp;(counter == 0))</pre>	
Free Variables Abstraction	else if (counter != 0) counter <= counter - 1:	
Invariants Multiple-Clocks		
Cover	o_busy = (counter != 0);	
Sequences Quizzes	always @(posedge i_clk)	
	<pre>if (\$past(i_start_signal))      assert(counter == 21);</pre>	

Welcome

Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

No, the assertion would not pass: it neither checked for the past counter == 0, nor did it make sure **\$past()** was valid. The modified assertion, below, will pass.

Alternatively, the following concurrent assertion would also work:

```
assert property @(posedge i_clk)
   (i_start_signal)&&(counter == 0)
   |=> (counter == 21);
```

This exercise is a good example of how formal methods force you to look just a little harder at a problem.

# GT Quiz #8

Welcome
Motivation
Basics
Clocked and <b>\$</b> past
k Induction
Bus Properties
Free Variables
Abstraction
Invariants
Multiple-Clocks
Cover
Sequences

0.1

Quizzes

Will this design pass a Bounded Model Check (BMC)?

```
always @(*)
assert(counter < 16'd65000);
```

Welc	ome
------	-----

Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Free Variables

```
Abstraction
```

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Will this design pass a Bounded Model Check (BMC)?

```
reg [15:0] counter;
```

```
always @(*)
assert(counter < 16'd65000);
```

Not unless you prove it with a depth of over 65,000! This is a classic example of a proof that is easier to do with induction. Less than five steps of induction would find this problem.

# GT Quiz #9

end

Welcome
Motivation
Basics
Clocked and \$past
k Induction
Bus Properties
Free Variables
Abstraction
Invariants
Multiple-Clocks

Cover

Sequences

Quizzes

Will the following design pass formal verification?

end

Welcome

Motivation

Basics

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Will the following design pass formal verification?

No, it will not pass.

- ounter = 2 is a blocking statement. It is completed before the assert().
- counter==2 when the assert is applied
- Only after the **assert** is counter set to 5.
- Were the assert the last line of the block, it would've passed
- This is one reason why I separate my assertions from my logic

# **G Quiz** #10

Welcome
---------

Motivation

Basics

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Goal: to prove that whenever a request is being made, the request will stay stable until it is accepted. Will this assertion capture what we want?
	~/\\
Welcome Motivation Basics	Not quite, there's a couple of things missing Two examples would be i_reset and f_past_valid Here's an updated assertion that should fix those lacks
Clocked and \$past <u>k</u> Induction Bus Properties Free Variables Abstraction Invariants Multiple-Clocks	<pre>if ((f_past_valid)&amp;&amp;(!\$past(i_reset))          &amp;&amp;(\$past(o_REQUEST))&amp;&amp;(\$past(i_STALL))) begin         assert(o_REQUEST);         assert(\$stable(o_REQUEST_DETAILS)); end</pre>
Cover	Alternatively, we could have written,
Quizzes	<pre>assert property @(posedge i_clk)     disable iff (i_reset)     (o_REQUEST)&amp;&amp;(i_STALL)      =&gt; (o_REQUEST)     &amp;&amp;(\$stable(o_REQUEST_DETAILS));</pre>

 $\mathbb{A}$ 

Welcome Motivation	The following design fails induction. How would you adjust it so that it would pass?
Basics Clocked and \$past	<b>reg</b> [15:0] sa = 0, sb = 0;
k Induction Bus Properties	<pre>always @(posedge i_clk) if (i ce)</pre>
Free Variables Abstraction	begin $\left[ begin \right]$
Invariants	$sa <= \{ sa[14:0], 1_bit \};$ $sb <= \{ i_bit, sb[15:1] \};$
Multiple-Clocks	end
Sequences Quizzes	always @(*) assert(sa[15] == sb[0]);

```
Welcome
```

Motivation

Basics

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

There are many solutions to this problem

- 1. Use a non-smtbmc engine, such as abc pdr
- 2. Force i\_ce

```
always @(posedge i_clk)
if (!$past(i_ce))
    assume(i_ce);
```

3. Assert all bits

```
always @(*)
begin
    assert(sa[14] == sb[1]);
    assert(sa[13] == sb[2]);
    assert(sa[12] == sb[3]);
    assert(sa[11] == sb[4]);
    // ... through all combinations
```

Welcome

Motivation

Basics

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

The logic below is designed to ensure that the design will only acknowledge requests and nothing more: one acknowledgment per request. It almost works. Can you spot any problem(s)?

```
initial f_nreqs = 0;
always @(posedge i_clk)
if ((i_reset)||(!i_wb_cyc))
    f_nreqs <= 1'b0;
else if ((i_wb_stb)&&(!o_wb_stall))
    f_nreqs <= f_nreqs + 1'b1;
// f_nack is a similarly defined counter,
// only one that counts acknowledgments
always @(*)
if (f_nreqs == f_nacks)
    assert(!o_wb_ack);
```

Assume a sufficient number of bits in f\_nreqs and f\_nacks.

Welcome

Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

No, it will not pass. The problem is that it may be possible to ACK a request on the same clock it is received. The following updated assertion will fix this.

Originally, I disallowed ACK's on the same clock as the STB. Then I tried formally verifying someone else's design. When it didn't pass, I went back and re-read the WB-spec only to discover the error in my ways.

Welcome Motivation	Given that X is defined somehow, which of the following assertions will fail?
Basics         Clocked and \$past         k Induction         Bus Properties         Free Variables         Abstraction         Invariants	<pre>always @(posedge i_clk) if (f_past_valid) begin     assert(\$stable(X)</pre>
Multiple-Clocks Cover Sequences Quizzes	<pre> (X := "\$past(X))); assert(\$rose(X)</pre>

Wel	come
V V CI	come

Motivation

Basics

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Two of these assertions will fail if x is wider than one bit

assert(srose(X) = ((X)&&(!spast(X)));assert(sfell(X) = ((!X)&&(spast(X)));

#### From the 2012 SystemVerilog standard,

Srose returns true if the LSB of the expression changed to 1. Otherwise, it returns false.

\$fell returns true if the LSB of the expression changed to 0. Otherwise, it returns false.

Sstable returns true if the value of the expression did not change. Otherwise, it returns false.

\$changed returns true if the value of the expression changed. Otherwise, it returns false.

These updated assertions will succeed,

assert(srose(X) = ((X[0])&&(!spast(X[0])));assert(sfell(X) = ((!X[0])&&(spast(X[0])));

```
The following logic creates two clocks with nearly identical
Welcome
               frequencies. Can you spot any missing assumptions?
Motivation
Basics
               (* gclk *) reg gbl_clk;
Clocked and $past
               (* anyconst *) reg [7:0] f_step_one, f_step_two;
k Induction
               always Q(*)
Bus Properties
               if (f_step_one > f_step_two)
Free Variables
                         assume(f_step_one - f_step_two < 8'h2);</pre>
Abstraction
               else
Invariants
                         assume(f_step_two - f_step_one < 8'h2);</pre>
Multiple-Clocks
               always @(posedge gbl_clk) begin
Cover
                    f_counter_one <= f_counter_one + f_step_one;
Sequences
                    f_counter_two <= f_counter_two + f_step_two;</pre>
Quizzes
                    assume(i_clk_one == f_counter_one[7]);
                    assume(i_clk_two == f_counter_two[7]);
               end
```

## Answer #14

begin

end

Welcome
---------

Motivation

**Basics** 

Clocked and **\$**past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

The step sizes cannot ever be zero, and steps greater than 8<sup>th80</sup> will alias.

always @(\*) assume(f\_step\_one != 0); assume(f\_step\_two != 0); assume(f\_step\_one <= 8'h80);</pre> assume(f\_step\_two <= 8'h80);</pre>

For performance reasons, you may choose to assume the speed of the fastest clock.

```
always Q(*)
        assume((f_step_one == 8'h80)
                 ||(f_step_two == 8'h80));
```

```
Will the following assertion pass?
Welcome
Motivation
                always @(posedge i_clk)
Basics
                begin
Clocked and $past
                      if (i_write)
k Induction
                           mem[i_waddr] <= i_data;</pre>
Bus Properties
                      if (i_read)
Free Variables
                           o_data <= mem[i_raddr];</pre>
Abstraction
                end
Invariants
Multiple-Clocks
                always @(posedge i_clk)
                if ((f_past_valid)
Cover
                           &&($past(i_write))&&($past(i_read))
Sequences
                           &&($past(i_waddr)==$past(i_raddr)))
Quizzes
                      assert(o_data == $past(i_data));
```

```
Will the following assertion pass?
Welcome
Motivation
                always @(posedge i_clk)
Basics
                begin
Clocked and $past
                      if (i_write)
k Induction
                           mem[i_waddr] <= i_data;</pre>
Bus Properties
                      if (i_read)
Free Variables
                           o_data <= mem[i_raddr];</pre>
Abstraction
                end
Invariants
Multiple-Clocks
                always @(posedge i_clk)
                if ((f_past_valid)
Cover
                           &&($past(i_write))&&($past(i_read))
Sequences
                           &&($past(i_waddr)==$past(i_raddr)))
Quizzes
                      assert(o_data == $past(i_data));
```

No.

How would you describe a write-through block RAM?

```
Welcome
```

Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

The formal property below was written for the case of a synchronous reset. How would you adjust it so that it accurately reflects the behavior of the flip-flop under an asynchronous reset?

Welcome Motivation	The following assertion can be used to describe the response of logic to a negative logic asynchronous reset.
Basics Clocked and \$past k Induction	<pre>always @(posedge i_clk, negedge i_areset_n) if (!i_areset_n)</pre>
Bus Properties Free Variables Abstraction	<pre>else     a &lt;= something;</pre>
Invariants Multiple-Clocks Cover	<pre>always @(posedge i_clk) if (!i_areset_n) assert(a == 0).</pre>
Sequences Quizzes	<pre>else if ((f_past_valid)&amp;&amp;(\$past(i_areset_n))</pre>

Don't forget to assume an initial reset!

initial assume(!i\_areset\_n);

M

Welcome

Motivation

Basics

Clocked and **\$**past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Your design passes a bounded model check (BMC), but fails during induction. Upon inspection, you find a failure in section A (below) of your trace.



How should you address this problem?

Welcome

Motivation

Basics

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Your design passes a bounded model check (BMC), but fails during induction. Upon inspection, you find a failure in section A (below) of your trace.



How should you address this problem?

This is not a problem with your logic. Rather, the formal properties that are constraining your logic are insufficient

- You need more properties to keep the design from failing
- If an input is out of bounds, assume it will be within bounds
- If your design starts in an invalid state, assert such invalid states will never happen
- initial statements will not help during induction

#### Welcome

Motivation

Basics

Clocked and **\$**past

k Induction

Bus Properties

```
Free Variables
```

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

#### Your design fails in section C (below) of your trace.



Upon inspection, you discover an

always @(posedge i\_clk) assume(X); property is not getting applied.

How would you fix this situation?

#### Welcome

Motivation

Basics

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

An always @(posedge i\_clk) assume(X); property is not getting applied, causing your design to fail in section C of your trace



The problem is that always @(posedge i\_clk) properties are not applied until the the next clock edge (i.e. section B of the trace)

This can cause an always @(\*) assert(Y); to fail in section C

How would you fix this situation?

- You can make the always @(\*) property a clocked property
- You can evaluate the always @(posedge i\_clk) assumption as an always @(\*) assumption instead
  - You might need to create your own **\$past** value to do this

```
Welcome
Motivation
                        reg
Basics
Clocked and $past
k Induction
Bus Properties
                        else
Free Variables
Abstraction
Invariants
                        always @(*)
Multiple-Clocks
Cover
Sequences
Quizzes
```

Will the following design pass formal verification?

```
[15:0] counter = 0;
always @(posedge i_clk)
if (i_reset)
        counter \leq 0;
        counter \leq counter + 1;
if (counter > 2)
        assume(i_reset);
assert property (@(posedge i_clk)
        disable iff (i_reset)
        (counter < 2));
```



Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Much to my own surprise, this design will pass a formal check.



disable iff (i\_reset) disables the check across both of these cycles

This is roughly equivalent to:



Wel	come
	001110

Motivation

Basics

Clocked and **\$**past

k Induction

Bus Properties

```
Free Variables
```

```
Abstraction
```

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes



Note that everytime **\$rose**(i\_clk) is true, **\$past**(o\_value) is also true.

Since the check is only accomplished on the positive edge of i\_clk, o\_value is only checked at this time.

Since **\$past**(o\_value) is always true just prior to
 @(posedge i\_clk), the assertion passes

Yes, this stability assertion will hold.

		-77V
Welcome	Your design contains the following generate block:	v V V
Motivation		
Pasia	[parameter [0:0] A = 1;	
Basics	parameter $[0:0]$ B = 1;	
Clocked and <b>\$</b> past		
k Induction	generate if (A)	
Bus Properties	begin : A BLOCK	
Free Variables	// Some logic	
Abstraction	end else if (B)	
Invariants	begin: B_BLOCK	
Multiple-Clocks	// Some other logic	
Cover	end else begin : ELSE_BLOCK	
Sequences	// Some final set of logic	
Quizzes	end endgenerate	

How should this impact the design of your SymbiYosys configuration file?

Welcome Motivation	How should conditional generate blocks be handled? $\square$ By creating a separate task for each parameter set
Basics Clocked and \$past	<ul> <li>Each set of parameters can then be verified independently</li> </ul>
k Induction	[tasks]
Bus Properties	A
Free Variables	В
Abstraction	Other
Invariants	[script]
Multiple-Clocks	read -formal toplvl.v
Cover	pycode-begin
Sequences	cmd="hierarchytop_top v "
Quizzes	cmd+="chparam_A_%d" % (1 if "A" in tags else 0)
	$cmd + = "\chparam\_B\_\%d" \% (1 if "B" in tags else 0)$
	output(cmd)
	pycodeend
	prep -top toplvl

Welcome	
Motivation	
Basics	
Clocked and <b>\$</b> past	
k Induction	
Bus Properties	
Free Variables	
Abstraction	
Invariants	
Multiple-Clocks	
Cover	
Sequences	
Quizzes	

When working with **cover**(), how do you handle a failure?

On a cover() success a trace is generated.
 No trace is generated on a cover() failure.
 At first glance, you have nothing to go with

How do you debug your design in this situation?

```
Welcome
```

Motivation

Basics

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

When working with **cover**(), how do you handle a failure?

 Suppose your design needs to accomplish a sequence of steps, and then cover the last one.

```
always @(*)
    cover(step_24);
```

How shall you debug this failure?

Solution: cover the intermediate steps

end

This will lead you to the failing clock cycle

Welcome Motivation Basics Clocked and \$past k Induction **Bus Properties** Free Variables Abstraction Invariants Multiple-Clocks Cover Sequences Quizzes

Consider the following design: wire [31:0] i\_v; input output wire o\_v; assign  $o_v = (i_v = 32' h deadbeef);$ always Q(\*) assert(i\_v != 32'hdeadbeef); always Q(\*) assume(!o\_v);

Given that the solver can pick any value for  $i_v$ , will the assertion ever fail?

```
Welcome
```

Motivation

Basics

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

```
Abstraction
```

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Consider the following design:

The assumption is forced to be true before evaluating any assertions

□ !o\_v will only ever be true if i\_v != 32'hdeadbeef

Therefore, the solver will never even consider the case where

 $i_v == 32$ 'hdeadbeef

The assertion can *never* fail

Welcome

Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Consider the following trace from an AXI read interaction:

S\_AXI\_ACLK S\_AXI\_ARESETN S\_AXI\_ARVALID S\_AXI\_ARID S\_AXI\_RVALID S\_AXI\_RVALID



Assume all of the relevant xREADY lines are high

Can you spot the bug?

Can you spot the bug?

Welcome

Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

S\_AXI\_ACLK S\_AXI\_ARESETN S\_AXI\_ARVALID S\_AXI\_ARID S\_AXI\_RVALID S\_AXI\_RVALID



The request response has the wrong ID

• Request was made for ID=1, response has ID=0

The cause? Xilinx's example core doesn't register the ID

The trace above was found by applying the Symbiotic EDA Suite to Xilinx's example AXI4 core

Wel	come
	come

Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Consider the following trace from an AXI write interaction, ending in a steady state

S\_AXI\_ACLK S\_AXI\_ARESETN S\_AXI\_AWVALID S\_AXI\_AWREADY S\_AXI\_WVALID S\_AXI\_WREADY S\_AXI\_WREADY S\_AXI\_WLAST S\_AXI\_BVALID S\_AXI\_BREADY



What sort of formal property would catch this bug?

Welcome

Motivation

Basics

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

```
Multiple-Clocks
```

Cover

Sequences

Quizzes

A transaction timeout can find this bug

assert(f\_axi\_awstall < F\_AXI\_MAXWAIT);</pre>

where f\_axi\_wr\_pending is a reference to the number of remaining write data transactions in this burst The bug in this question was found by applying the Symbiotic EDA Suite to Xilinx's example AXI4 core

#### G Answer #25b

```
Oops, the last timeout logic captured when the incoming write
Welcome
                address channel was stalled, not the delay on the write response
Motivation
                channel.
Basics
Clocked and $past
                   Here's the timeout logic that actually found this bug.
                k Induction
Bus Properties
                always @(posedge i_clk)
Free Variables
                if ((!i_reset_n)||(i_bvalid)||(i_wvalid)
Abstraction
                                ||((f_awr_nbursts == 1))|
Invariants
                                     &&(f_wr_pending > 0))
Multiple-Clocks
                                ||(f_awr_nbursts == 0))|
Cover
                     f_awr_ack_delay <= 0;</pre>
Sequences
                else
Quizzes
                     f_awr_ack_delay <= f_awr_ack_delay + 1'b1;</pre>
                always @(posedge i_clk)
                     assert(f_awr_ack_delay < F_AXI_MAXDELAY);
```

Welcome

Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Consider the following trace drawn from an AXI interconnect I had the opportunity to verify. It had never seen a formal check before.

S\_AXI\_ACLK S\_AXI\_ARESETN S\_AXI\_AWVALID S\_AXI\_AWLEN S\_AXI\_WVALID S\_AXI\_WLAST S\_AXI\_BVALID



Assume all \*READY signals are true Can anyone see the bug? What formal property would catch this bug?

Welcome

Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Correctly identifying the bug is important, otherwise you'll "fix" the wrong "bug"

S\_AXI\_ACLK S\_AXI\_ARESETN S\_AXI\_AWVALID S\_AXI\_AWLEN S\_AXI\_WVALID S\_AXI\_WLAST S\_AXI\_BVALID



In this case, there is no missing S\_AXI\_WLAST signal. According to spec, the burst is S\_AXI\_AWLEN+1 beats long, so there's still a missing write beat. The bus master just hasn't sent the final beat yet.

#### **G** Answer #26b

```
The bug? You can't return a BVALID response until the first
Welcome
               write burst has completed.
Motivation
               To verify this, you need to count items remaining in the burst, I
Basics
Clocked and $past
               use f_wr_pending, as well as the number of bursts outstanding,
k Induction
               something I call f_awr_nbursts. You can then check,
Bus Properties
               always Q(*)
Free Variables
               if (f_awr_nbursts == 0)
Abstraction
                         // If there are no bursts outstanding
Invariants
                         // then no BVALID can be returned
Multiple-Clocks
                          assert(!S_AXI_BVALID);
Cover
               else if (f_awr_nbursts == 1)
Sequences
                         // If the write channel is still sending
Quizzes
                         // data, then the BVALID cannot (yet) be
                         // returned.
                          assert((f_wr_pending == 0)
                                    ||!S_AXI_BVALID);
```

Welcome

Motivation

Basics

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

```
Multiple-Clocks
```

Cover

Sequences

Quizzes

Can you explain why the following cover statement fails?
Welcome

Motivation

Basics

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Can you explain why the following cover statement fails?

Did you notice the number of bits in the read\_counter? At only one bit, read\_counter can never be more than one.

```
Welcome
```

Motivation

Basics

```
Clocked and $past
```

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Let NM be the number of masters, and NS the number of slaves. You want to cover a full set of write grants.

Much to my surprise, yosys ran out of memory while elaborating this design.

Can anyone see why?

Welcome

Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

This is an order of operations issue. The example design is equivalent to

always @(\*) begin

end

The end condition will therefore elaborate to either NM or NS, both of which are non-zero and therefore "true". As for the out-of-memory error, remember this is hardware. Yosys is elaborating new hardware circuits every time through the loop, and the loop doesn't have an end.

Welcome

Motivation

Basics

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

There are three steps required to verify an AXI-lite interface.

1. First, attach the formal interface property file

```
'ifdef FORMAL
faxil_slave #(
    .C_AXI_ADDR_WIDTH(C_S_AXI_ADDR_WIDTH))
properties (
    .i_clk(S_AXI_ACLK),
    .i_axi_reset_n(S_AXI_ARESETN),
    // ...
```

2. If using SymbiYosys, you'll also need to create an SBY file

What's the missing step that's required to formally verify an AXI-lite slave interface matches bus requirements for all time?

Welcome

Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

```
Abstraction
```

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

3. Reference the state information from the property file,

```
'ifdef FORMAL
  faxil_slave #(/* ... */)
  properties (// ...
    .f_axi_rd_outstanding(rd_inproc),
    // ...
```

and use it to **assert**() that the state maches your logic

```
always @(*)
assert(rd_inproc == (axi_rvalid ? 1:0)
+(axi_arready ? 0:1));
// ...
```

The example above is from one of my own designs, as this step can be very design dependent.

Welcome

Motivation

Basics

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

The following illustrates a common FIFO mistake

```
always @(posedge i_clk)
if (i_reset)
        { rd_addr, wr_addr } <= 0;
else if (i_rd)
        rd_addr <= rd_addr + 1;
else if (i_wr)
        wr_addr <= wr_addr + 1;</pre>
```

Can you identify the bug, and suggest a way of fixing it?

Welcome

Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

The first bug is not setting the pointers initially

initial {rd\_addr, wr\_addr } = 0;

The next bug is not checking for underflow or overflow

```
always @(posedge i_clk)
if (i_reset)
        { rd_addr, wr_addr } <= 0;
else if (i_rd && !o_empty)
        rd_addr <= rd_addr + 1;
else if (i_wr && !o_full)
        wr_addr <= wr_addr + 1;</pre>
```

That leaves at least one more bug

#### **G** Answer #30b

```
The real problem is that the whole structure is wrong.
Welcome
Motivation
                   This really needs ot be handled in either two logic blocks, or
               Basics
                   Using a case statement, as shown below
               Clocked and $past
k Induction
                initial {rd_addr, wr_addr } = 0;
Bus Properties
                always @(posedge i_clk)
Free Variables
                if (i_reset)
Abstraction
                          \{ rd_addr, wr_addr \} <= 0;
Invariants
                else case({i_rd & !o_empty, i_wr && !o_full})
Multiple-Clocks
                2'b10: rd_addr <= rd_addr + 1;
Cover
                2'b01: wr_addr <= wr_addr + 1;
Sequences
                2'b11: begin
Quizzes
                          rd addr \leq rd addr + 1:
                          wr_addr \ll wr_addr + 1;
                          end
                endcase
```

```
Welcome
Motivation
Basics
Clocked and $past
k Induction
Bus Properties
Free Variables
Abstraction
Invariants
Multiple-Clocks
Cover
Sequences
Quizzes
```

#### The following proof passes. $f_past_valid = 0;$ reg always @(posedge i\_clk) f\_past\_valid <= 1;</pre> always Q(\*) if (f\_past\_valid) assume(i\_reset); always @(posedge i\_clk) counter <= really\_complex\_logic;</pre> always Q(\*) if (f\_past\_valid && !i\_reset) **assert**(counter == counter + 1);

Can you spot the bug?

Welcome

Motivation

Basics

Clocked and **\$**past

k Induction

```
Bus Properties
```

Free Variables

```
Abstraction
```

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Did you notice the assumption that i\_reset is held high?

The assertion never got checked!

A basic cover test would find this problem

Welcome

Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

How would you verify the o\_empty and o\_full properties of a FIFO, given the read and write addresses?

The o\_empty flag

The o\_full flag, given a FIFO with FIFO\_SIZE elements

```
assert(o_full == (fill >= FIFO_SIZE));
// ...
end
```

What property is missing?

Wel	come

Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

#### The missing property?

- $\hfill\square$  We checked the o\_empty flag
- We checked the o\_full flag
- Don't forget to check that the fill never exceeds the capacity of the FIFO

assert(fill <= FIF0\_SIZE);</pre>

Checking the data content of the FIFO still requires the twin write followed by twin read test. You can read more about that in my on-line tutorial.

come

Motivation

Basics

Clocked and **\$**past

k Induction

```
Bus Properties
```

Free Variables

```
Abstraction
```

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Formally verifying a cache requires three properties

First, let the solver to pick an arbitrary address and value

```
(* anyconst *) reg [AW-1:0] f_const_addr;
(* anyconst *) reg [DW-1:0] f_const_data;
```

1. Then when the bus returns a value for the given address, **assume** the known value.

if (i\_wb\_ack && ackd\_address == f\_const\_addr)
 assume(i\_wb\_data == f\_const\_data);

2. Whenever the cache returns the value for the special address, assert that the known value is returned

if (o\_valid && o\_address == f\_const\_addr)
 assert(o\_value == f\_const\_data);

3. What's missing?

Welcome
Motivation
Basics
Clocked and \$past
k Induction
Bus Properties
Free Variables
Abstraction
Invariants
Multiple-Clocks
Cover
Sequences
Quizzes

Formally verifying a cache requires three properties

First, allow the solver to pick an arbitrary address, and an arbitrary data word at that address.

1. **assume** a known bus response from the given address

2. **assert** that same response from the cache when that same address is requested

The missing property?

3. Assert that, if the known address is validly within the cache, that the value associated with that address matches the solver chosen value

Welcome	The f
Motivation	alwa
Basics	
Clocked and \$past	
k Induction	olso
Bus Properties	erse
Free Variables	
Abstraction	else
Invariants	
Multiple-Clocks	
Cover	
Sequences	Can y
Quizzes	,

The following design illustrates a common AXI coding mistake:

Can you identify the bug, and suggest one or two fixes?

Welcome

Motivation

Basics

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

The following design illustrates a common AXI coding mistake:

The mistake? Checking for something\_else when processing information from the bus. To fix it,

1. Adjust the logic for S\_AXI\_AWREADY

 Prove that every time something\_else is false, then S\_AXI\_AWREADY is will also be false

assert property (@(posedge S\_AXI\_ACLK)
 !something\_else |-> !S\_AXI\_AWREADY);

		٨.
Welcome	Will the following logic pass formal verification?	]
Motivation Basics	reg [15:0] counter, last;	
Clocked and <b>\$</b> past k Induction	initial counter = 1; initial last = 0;	
Bus Properties Free Variables	always @(posedge i_clk)	
Abstraction Invariants Multiple-Clocks	begin counter <= counter + 1;	
Cover Sequences	end	
Quizzes	<pre>always @(*)     assert(last + 1 == counter);</pre>	

Welcome

Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

The problem is that last+1 is a 32-bit value, whereas counter is a 16-bit unsigned value. This assertion will always fail when counter rolls over.



If you map last+1 to a 16-bit value, the assetion will pass

Welcome	The following design generates a warmup failure.
Motivation	<pre>input wire [31:0] i_a, i_b, i_c;</pre>
Clocked and <b>\$</b> past	always @(*)
<u>k</u> Induction	begin
Free Variables	$assume(i_a+i_b = 32'h4);$ $assume( i_b +i_c = 32'h8);$
Abstraction	$assume(i_a+\{ i_b, 1'b0\}+i_c = 32'h7);$
Multiple-Clocks	end
Cover	Which assumption is at fault?
Quizzes	

#### Answer #36

Welcome Motivation input Basics Clocked and **\$**past always Q(\*) k Induction begin **Bus Properties** Free Variables Abstraction Invariants end Multiple-Clocks Cover failure. Sequences Quizzes 

Which assumption is at fault?

wire [31:0] i\_a, i\_b, i\_c; == 32'h4); assume(i\_a+ i\_b **assume**(  $i_b$  + $i_c = 32'h8$ );  $assume(i_a+\{i_b, 1'b0\}+i_c = 32'h7);$ 

Removing any one of these assumptions will resolve the warmup

This illustrates one of the fundamental problems of warmup failures: Since any one of several assumptions might cause the design to fail, there's no way for the solver to tell which assumption was truly at fault.

Welcome	Wha
Motivation	1
Basics	±.
Clocked and \$past	0
k Induction	Ζ.
Bus Properties	3.
Free Variables	The
Abstraction	that
Invariants	011010
Multiple-Clocks	
Cover	
Sequences	
Quizzes	

What are the three most common bus interface properties?

 Following a reset, the bus should return to an idle state and any pending requests should be dropped
 If the bus is stalled, the request must not change

here's one other basic, yet common, bus interface property nat's missing. What is it?

# Answer #37

Welcome	What	
Motivation	1. Fo	
Basics Clocked and \$past k Induction Bus Properties	ar 2. If 3. <i>T</i> re	
Abstraction Invariants Multiple-Clocks Cover Sequences	I'll ask actual	
Quizzes		

are the three most common bus interface properties?

- ollowing a reset, the bus should return to an idle state and ny pending requests should be dropped
- the bus is stalled, the request must not change
- here should be one and only one response for every bus quest

c about the "contract" property to insure that the bus ly works next week

Welcome	N.
Motivation	"c
Basics	CC
Clocked and <b>\$</b> past	-
k Induction	L.
Bus Properties	
Free Variables	2.
Abstraction	3.
Invariants	
Multiple-Clocks	١٨
Cover	VV
Sequences	
Quizzes	

lone of the properties we examined last week truly expresses the contract" associated with bus transactions. How should that ontract be expressed for a generic bus component?

- 1. Let the solver pick an arbitrary address, and a value to be at that address
  - ) .. ...
  - . Prove that reads from that address return the value from within the slave found at that address

What's the missing step?

Welcome	How
Motivation	1
Basics	±.
Clocked and <b>\$</b> past	2
k Induction	2.
Bus Properties	3.
Free Variables	
Abstraction	You
Invariants	bus
Multiple-Clocks	Dus
Cover	1.
Sequences	
Quizzes	
	2
	<u> </u>

How should the formal contract be expressed for a bus slave?

- .. Let the solver pick an arbitrary address, and a value to be at that address
- . Adjust the value at that address following any write request
- Prove that reads from that address return the value from within the slave found at that address

You should find these basic property steps common across many ous components

- 1. Not-so-generic bus slaves may need to use a slightly different approach, verifying instead that the result matches the value within the bus slave
- 2. Sequence is important, especially with AXI: the return value might be waiting for a RREADY longer than that return value accurately expresses the register's value within the core

Welcome

Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Can you spot the AXI bug below?

S\_AXI\_ACLK S\_AXI\_ARESETN S\_AXI\_AWVALID S\_AXI\_AWREADY S\_AXI\_AWADDR S\_AXI\_AWLEN S\_AXI\_AWSIZE

S\_AXI\_WVALID S\_AXI\_WREADY S\_AXI\_WDATA[31:0] S\_AXI\_WSTRB[3:0]





367 / 462

Welcome Motivation Basics Clocked and **\$**past k Induction Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

#### Consider the design below

Would you consider this to be a good or a bad assertion?

Welcome

Motivation

Basics

Clocked and **\$**past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

While the assertion below is *legal*,

assert property (@(posedge clk) Z  $\mid = >$  (A && B && C && D && E));

because the assertion tests for the *and* of many conditions, it can be difficult to tell from a trace which condition caused the assertion failure. You might find that splitting it up makes it easier to work with.

assert	property	(@(posedge	clk)	Ζ	$\mid = >$	A );
assert	property	(@(posedge	clk)	Ζ	$\mid = >$	B );
assert	property	(@(posedge	clk)	Ζ	$\mid = >$	C );
assert	property	(@(posedge	clk)	Ζ	$\mid = >$	D );
assert	property	(@(posedge	clk)	Ζ	$\mid = >$	E );

#### **Quiz #41**

Welcome

Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

S\_AXI\_ACLK S\_AXI\_ARESETN S\_AXI\_AWVALID S\_AXI\_AWREADY S\_AXI\_AWADDR S\_AXI\_AWLEN S\_AXI\_AWSIZE

S\_AXI\_WVALID S\_AXI\_WREADY S\_AXI\_WDATA[31:0] S\_AXI\_WSTRB[3:0]





Welcome	Consider the design below	V V ·
Motivation Basics Clocked and <b>\$</b> past	regA, B, C, D, Z;always@(posedge clk)begin	
k Induction Bus Properties Free Variables	end // Assign to A, B, C, D,	and Z somehow
Abstraction Invariants	$\begin{vmatrix} assert & property & (@(posedge clk)) \\ Z &  => A \end{vmatrix}$	
Multiple-Clocks Cover	##1 B [*0:\$] ##1 C	
Sequences Quizzes	##1 B[*0:\$] ##1 D);	

Would you consider this to be a good or a bad assertion?

۸۸۸

Welcome

Motivation

Basics

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

This assertion will never pass induction

assert property (@(posedge clk) Z |=> A ##1 B [\*0:\$] ##1 C ##1 B [\*0:\$] ##1 D);

Why?

- Because the induction engine doesn't start at t = 0
  - There's no way to tell if the design is in the first B state or the second B state
- Worse, if B & C might ever hold, then the induction engine doesn't know how many times B was ever entered
  - The design might start with B true, and then set B & C for any number of clock ticks
  - The same applies to D

Welcome

Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

S\_AXI\_ACLK S\_AXI\_ARVALID S\_AXI\_ARREADY S\_AXI\_ARADDR S\_AXI\_ARLEN S\_AXI\_ARBURST S\_AXI\_ARSIZE

Is this a valid AXI read request?



You may assume the reset is inactive.

GT	Answer #43	
Welcome	Is this a valid AXI read r	request?
Motivation Basics	S_AXI_ACLK	
Clocked and <b>\$</b> past	S_AXI_ARVALID	
k Induction	S_AXI_ARREADY	
Free Variables	S_AXI_ARADDR	20'h01000
Abstraction	S_AXI_ARLEN	8'h4

Multiple-Clocks

Cover

Sequences

Invariants

Quizzes

When using wrapped addressing, the burst length must be either 2, 4, 8 or 16.

AxLEN must be one less than that length

S\_AXI\_ARBURST

No.

• In this case, ARLEN = 4, indicating a burst length of 5.

WRAP

#### Answer #43 – Bonus How would you detect this problem? Welcome Motivation S AXI ARVALID Basics 8'h4 S AXI ARLEN Clocked and \$past k Induction **WRAP** S\_AXI\_ARBURST **Bus Properties** Free Variables The following property would capture this check Abstraction Invariants always Q(\*) if $((S_AXI_ARVALID)\&\&(S_AXI_ARBURST == WRAP))$ Multiple-Clocks $assert((S_AXI_ARLEN = 8'h1))$ Cover $|(S_AXI_ARLEN == 8'h3)|$ Sequences $|(S_AXI_ARLEN == 8'h7)|$ Quizzes $(S_AXI_ARLEN == 8'h15));$

Be aware: Passing induction would take a bit more work

Welcome	Consider the following FIFO design that passed its testbench	
Motivation	always @(posedge i clk)	
Basics	begin	
Clocked and <b>\$</b> past	if (i_rd && !o_empty)	
k Induction	$rd_addr \ll rd_addr + 1;$	
Bus Properties	if (i_wr && !o_full)	
Free Variables	wr_addr <= wr_addr + 1;	
Abstraction	end	
Invariants		
Multiple-Clocks	always @(posedge i_clk)	
Cover	if (i_rd && !i_wr)	
Sequences	fifo_fill <= fifo_fill - 1;	
Quizzes	else if (i_wr && !i_rd)	
	<pre>fifo_fill &lt;= fifo_fill + 1;</pre>	

Ignoring the missing reset and initial states, and assuming o\_empty and o\_full are suitably defined, do you see any bugs?

٨٨
# GT Answer #44 Welcome Motivation Basics Clocked and \$past Image: Note the following sequence in the following

o\_full

o\_empty

fifo\_fill

i\_rd

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Did you see any others? (There were more ...)

0

-1

# GT Answer #44 - Formal

```
Welcome
Motivation
                     reg
Basics
Clocked and $past
                     always Q(*)
k Induction
Bus Properties
                     always Q(*)
Free Variables
Abstraction
Invariants
Multiple-Clocks
Cover
                     always Q(*)
Sequences
Quizzes
                     always Q(*)
```

What formal properties might have found these bugs?

```
g [LGFIF0:0] f_fifo_fill;
ways @(*)
    f_fifo_fill = wr_addr - rd_addr;
ways @(*)
    assert(f_fifo_fill == fifo_fill);
```

This one assertion would've caught these bugs. You could easily pivot from here and catch any o\_empty or o\_full errors as well,

But this goes beyond what was in the quiz question.

Welcome

Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

What addresses and in what order is this request asking for?

S\_AXI\_ACLK S\_AXI\_ARVALID S\_AXI\_ARADDR S\_AXI\_ARLEN S\_AXI\_ARBURST S\_AXI\_ARSIZE



Assume a 32'bit bus width

Welcome

Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

What address and in what order is this request asking for?

S\_AXI\_ACLK S\_AXI\_ARVALID S\_AXI\_ARADDR S\_AXI\_ARLEN S\_AXI\_ARBURST S\_AXI\_ARSIZE



The addresses read and returned will be 1006h, 1008h, 100Ah, 100Ch, 100Eh, 1000h, 1002h, 1004h in that order

Welcome	You've just built a new periph
Motivation	What properties would you s
Basics	
Clocked and <b>\$</b> past	
k Induction	
Bus Properties	
Free Variables	
Abstraction	
Invariants	
Multiple-Clocks	
Cover	
Sequences	
Quizzes	

You've just built a new peripheral. You'd like to formally verify it. What properties would you start with?

Welcome	This is a very open ended question, so there are many answers to
Motivation	this question.
Basics	Here are some of my own:
Clocked and \$past k Induction Bus Properties Free Variables Abstraction Invariants Multiple-Clocks	<ol> <li>Start with any bus interface formal property files This will immediately include a set of assumptions and assertions, which will then validate your bus interface</li> <li>Consider assuming an initial reset</li> <li>cover() the end of every type of bus request you expect to respond to</li> </ol>
Cover Sequences Quizzes	<ul> <li>Don't forget to cover() the design returning back to idle!</li> <li>4. Create sequences (SVA or poor man's) describing the actions associated with each operation you expect to perform, and ending with the bus response Don't forget the return to idle!</li> </ul>

Welcome

Motivation

Basics

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

There are three basic methods to include formal properties into a design

1. Placing the formal properties within the design itself

module modulename(/\* ... \*/);
 // Design logic
'ifdef FORMAL
 // Properties
'endif // FORMAL
endmodule

This works nicely with the open version of SymbiYosys.

2. Binding the properties from one file into the logic of another

**bind** designmodule propertymodule **instance** (.\*);

Can anyone think of a third method?

Abstraction

Invariants

Sequences

Quizzes

Cover

Multiple-Clocks



A third method of adding properties into a design is to wrap the design with the properties like you would with a test bench.

 Without access to internal state values, passing induction can be a challenge

Remember, induction is a form of *white-box* verification

 State registers within the design may still be referenced using dot notation

Dot notation support is currently only available when using commercial formal tools, such as the SymbioticEDA Suite

Welcome	
Motivation	
Basics	
Clocked and <b>\$</b> past	
k Induction	
Bus Properties	
Free Variables	
Abstraction	
Invariants	
Multiple-Clocks	
Cover	
Sequences	
Quizzes	

You are trying to verify a CPU.

- How would you go about verifying that your *instruction fetch* works?
- What formal properties would be appropriate to describe the "contract" between the instruction fetch and the CPU?

#### Welcome

Motivation

Basics

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

- 1. Include a formal bus property file, to verify the bus interaction
- 2. Pick an address in memory, pick a piece of data at that address, decide if the address will return a bus error or not

(*	anyconst	*)	reg [AW $-1:0$ ]	f_fetch_addr;
(*	anyconst	*)	reg [DW-1:0]	f_fetch_data;
(*	anyconst	*)	reg	f_fetch_err;

- 3. **assume**() on the bus interface ...
  - That any request for f\_fetch\_addr returns f\_fetch\_data
     That it also returns a bus error if and only if f\_fetch\_err
- assert() within your CPU, that any time the instruction address matches f\_fetch\_addr
  - That the instruction matches f\_fetch\_data
  - That an error condition exists if f\_fetch\_err is ever true

Welcome Motivation Basics	The following design is used to read from either a control register, or sequential elements from a block RAM.
Clocked and <b>\$</b> past <u>k</u> Induction	i_wb_addr == CONTROL)
Bus Properties Free Variables	addr <= 0; else if (i_wb_stb && !i_wb_we
Invariants Multiple-Clocks	&& i_wb_addr == DATA) addr <= addr + 1; momu <- mom[addr]:
Cover Sequences	<pre>memv &lt;= mem[addr], case(i_wb_addr) CONTROL: o_wb_data &lt;= control_reg;</pre>
Quizzes	DATA: o_wb_data <= memv; endcase
	o_wb_ack <= i_wb_stb; //

See the bug?

Welcome	Dic
Motivation	п
Basics	
Clocked and <b>\$</b> past	
k Induction	
Bus Properties	
Free Variables	
Abstraction	Th
Abstraction Invariants	Th
Abstraction Invariants Multiple-Clocks	Th □
Abstraction Invariants Multiple-Clocks Cover	Th □
Abstraction Invariants Multiple-Clocks Cover Sequences	Th 
Abstraction Invariants Multiple-Clocks Cover Sequences Quizzes	Th 

Did you notice the time it takes to read a value?

- Reads take two clocks: one to read the value from memory, and a second to select the value read.
- By setting o\_wb\_ack immediately after o\_wb\_stb, the memory value doesn't make it into o\_wb\_data in time.
- Delaying o\_wb\_ack by one clock would fix this.

This bug was living in one of my cores for years.

- Reading all ones or all zeros values never caught it
- Neither did slower serial port commanded reads.
- I only caught this bug recently when reading from a DMA returned elements 0, 0, 1, 2, 3, etc.

What formal properties would you recommend adding to this design in order to catch these bugs?

# Answer #49b

```
Welcome
Motivation
                    Basics
Clocked and $past
                       ... and catch the bug
                    k Induction
Bus Properties
Free Variables
                    two clock read.
Abstraction
Invariants
Multiple-Clocks
Cover
Sequences
Quizzes
                                  \#\#1 o_wb_ack
                    Watch out for overflow in that addition!
```

Chances are the process of formal verification would catch this

Just putting the property together is likely to force you to think through what you want your logic to do

Once thought out, the following property would double-check the

```
assert property (@(posedge i_clk)
        disable iff (i_reset || !i_wb_cyc)
        (i_wb_stb && !o_wb_stall
           && !i_wb_we && i_wb_addr == DATA)
        |=> (addr == Spast(addr + 1))
           && (o_wb_data == $past(mem[addr],2)));
```

Welcome	The fol
Motivation	values a
Basics	reg
Clocked and \$past	always
k Induction	andy
Bus Properties	
Free Variables	always
Abstraction	if (!
Invariants	begin
Multiple-Clocks	
Cover	
Sequences	
Quizzes	end

The following construct works well to make certain that initial values and reset values match

```
eg f_past_valid = 0;
lways @(posedge i_clk)
f_past_valid <= 1;</pre>
```

```
// For example ...
assert(counter == 0);
```

How would you go about verifying the reset works on a design with no initial values or for hardware that doesn't support them?

	Allswer #JU
Welcome Motivation Basics	The key to not having any initial value support lies in assuming an initial reset
Clocked and \$past k Induction Bus Properties Free Variables Abstraction Invariants Multiple-Clocks Cover	<pre>always @(posedge i_clk) if (!i_reset &amp;&amp; \$past(i_reset)) begin</pre>
Sequences Quizzes	Bonus: How would you verify a design with an asynchronous reset?

Welcome Motivation	Your design contains a FIFO. You want to assert a property of its output. How do you go about it?
<u>Clocked and </u> \$past <u>k</u> Induction	<pre>sfifo fifo(i_clk, i_reset, i_wr, i_wval, i_rd, i_rval);</pre>
Bus Properties Free Variables Abstraction	<pre>always @(*)     assert(something_about_i_rval);</pre>
Invariants Multiple-Clocks	
Cover Sequences Quizzes	

```
Welcome
```

Motivation

```
Basics
```

Clocked and **\$**past

```
k Induction
```

Bus Properties

```
Free Variables
```

```
Abstraction
```

Invariants

```
Multiple-Clocks
```

Cover

Sequences

Quizzes

FIFO's are typically verified by following one or two items through the FIFO process. These special values can be used to prove the assertion below.

```
sfifo fifo(i_clk, i_reset, i_wr, i_wval,
        i_rd, i_rval);
always Q(*)
if (rval_is_special_value)
        assert(something_about_i_rval);
else // if (!rval_is_special_value)
        assume(something_about_i_rval);
always Q(*)
if (special_value_in_fifo)
begin
        // Assert something about the special
        // value while it is in the FIFO
```

	^
Welcome       You are trying to formally verify a CPU. How would about verifying that your load/store unit works?         Basics       Clocked and \$past         & Induction       Bus Properties         Free Variables       Abstraction         Invariants       Multiple-Clocks         Quizzes       Quizzes	you go

Welcome Motivation	1. 2.	Start by including the formal bus property file As with the instruction fetch, let the solver pick a
Basics Clocked and \$past k Induction Bus Properties		<ul> <li>Special address, f_lsu_addr,</li> <li>Special data value, f_lsu_data, and</li> <li>Whether the bus should return an error, f_lsu_err.</li> </ul>
Free Variables	3.	Track writes to f_lsu_addr using the data values
Abstraction Invariants Multiple-Clocks Cover Sequences		<ul> <li>Any time a store instruction is issued for f_lsu_addr, adjust the value of f_lsu_data</li> <li>Any time a write is issued over the bus for f_lsu_addr, assert() the value written is f_lsu_data</li> </ul>
Quizzes	4.	<pre>assume() reads from the address return f_lsu_data, and return errors if and only if f_lsu_err</pre>

5. assert() within your CPU, that any time f\_lsu\_addr is read, f\_lsu\_data is written to the register file

Welcome	Consider the VHDL design below controlling an AXI slave:
Motivation Basics	AXI_READ_RLAST_P : process (S_AXI_ACLK) is begin
Clocked and <b>\$</b> past <i>k</i> Induction	if (S_AXI_ACLK'event and S_AXI_ACLK='1') then
Bus Properties	$S_{AXI_RLAST} <= '0';$
Abstraction	elsif S_AXI_RREADY = '1' then S_AXI_RLAST <= s_axi_rlast_i and rvalid;
Invariants Multiple-Clocks	end if;
Cover	end process AXI_READ_RLAST_P;
Sequences Quizzes	Can you spot any bugs in this snippet alone?

Welcome

Motivation

SymbiYosys found the following trace,

Basics

Clocked and \$past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

S\_AXI\_ACLK S\_AXI\_ARESETN S\_AXI\_ARVALID S\_AXI\_ARREADY S\_AXI\_ARLEN S\_AXI\_RVALID S\_AXI\_RREADY S\_AXI\_RREADY



This bug lived for years in a piece of commercial IP that was regularly checked by a "best in class" property checker. A first ever formal AXI property check turned it up immediately.

# G Answer #53b

```
The correct check would include not only S_AXI_RREADY, but also
Welcome
               the possibility that !S_AXI_RVALID.
Motivation
Basics
               AXI_READ_RLAST_P : process (S_AXI_ACLK) is
Clocked and $past
               begin
k Induction
                  if (S_AXI_ACLK'event and S_AXI_ACLK='1') then
Bus Properties
                     if (S_AXI_ARESETN = '0') then
Free Variables
                       S_AXI_RLAST <= '0';
Abstraction
                     elsif (S_AXI_RVALID = '0' --- extra check!
Invariants
                             or S_AXI_RREADY = '1') then
Multiple-Clocks
                       S_AXI_RLAST <= s_axi_rlast_i and rvalid;</pre>
Cover
                    end if:
Sequences
                  end if;
Quizzes
               end process AXI_READ_RLAST_P;
```

# **G**<sup>-</sup> Quiz #54

	Quiz #54
Welcome Motivation Basics Clocked and <b>\$</b> past <i>k</i> Induction Bus Properties Free Variables Abstraction Invariants Multiple-Clocks Cover Sequences Quizzes	You are trying to verify a CPU. How can you go about verifying that a single ALU instruction works? Let's consider an ADD instruction for this example.

2.

Welcome

Motivation

Basics

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

How shall you verify an ADD instruction within a CPU?

- 1. Generate a packet as the ADD instruction gets processed
  - Capture the instruction word, current/next program counter, register inputs, ALU output, etc.
  - **cover**() an ADD instruction getting retired
- 3. When the instruction is retired, use assertions to check ...
  - Is the output equal to the register inputs summed together?
  - Pick a register. If the input to the instruction is that register, does it match the value of the last time the register was written?
  - Is the current program counter equal to the next program counter from the previous instruction?
  - Is the next program counter the next location in memory?

Welcome <u>Motivation</u> <u>Basics</u> <u>Clocked and <b>\$</b>past</u> <u>k Induction</u> Bus Properties	You are working on a bus component, and you want to know how much throughput you can achieve per clock using that component How might you use formal tools to solve this problem?
Free Variables Abstraction Invariants Multiple-Clocks	
<u>Cover</u> <u>Sequences</u> Quizzes	

Welcome Motivation Basics

Clocked and \$past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

**cover**() makes a great way of measuring best case throughput. The following formal logic will generate a trace demonstrating the maximum AXI write throughput within a design

```
cover(cvr_writes > 4);
```

This logic will generate *the earliest possible* trace showing a response to five separate write requests (each w/ AWLEN=0)

Welcome	Yo
Motivation	m
Basics	is
Clocked and <b>\$</b> past	Н
k Induction	W
Bus Properties	
Free Variables	
Abstraction	
Invariants	
Multiple-Clocks	
Cover	
Sequences	
Quizzes	

You are working on an AXI bus slave, and you want to know how nuch throughput you can achieve per clock. Moreover, your core s able to handle multiple burst sizes.

low might you determine how fast your core can handle burst vrites?

always Q(\*)

Welcome

Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

You can use **cover**() again! This time, create a flag, we'll call it cvr\_wr\_bursts, that will only be true if all write requests are of length four or greater.

cover(cvr\_wr\_bursts && cvr\_writes > 2);

The above example will generate a trace showing a response to three separate write bursts, each with AWLEN=3.

Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Many of the AXI bugs I've found have centered around the inability of a slave design to handle backpressure.



What simulation or **cover**() goals might you use to guarantee your design doesn't suffer from an inability to handle backpressure?

Welcome
Motivation
Basics
Clocked and <b>\$</b> past
k Induction
Bus Properties
Free Variables
Abstraction
Invariants
Multiple-Clocks
Cover
Sequences
Quizzes

A useful simulation or **cover**() goal might be to hold S\_AXI\_ARVALID high while holding S\_AXI\_RREADY low, creating a maximum forward and backpressure. You could then examine the trace to see if it looks right.

- This still requires examining the trace to know if the core handled the backpressure correctly
- A formal property checker, given a bus property file, would automatically check this setup by nature
- Such a checker would also examine the signals for you, to find exactly where a request wasn't properly given a response.

Of course, this is *only one* of the many possible simulation goals

• With simulation, you'll never know if you've done enough

Welcome	
Motivation	
Basics	
Clocked and <b>\$</b> past	
k Induction	
Bus Properties	
Free Variables	
Abstraction	
Invariants	
Multiple-Clocks	
Cover	
Sequences	
Quizzes	

You've built a complex state machine, and now want to verify that without a start signal the state machine will remain idle. Worse, you want to verify several other consequences of remaining idle as well.

How might you go about building such a proof using Yosys?

Welcome	He	ere's an approach that I've used on several projects
Motivation		First, let the solver pick whether to do this check or not
Clocked and \$past		<pre>(* anyconst *) reg f_idle_check;</pre>
k Induction Bus Properties		Then, if set, assume no start signal
Free Variables Abstraction		<pre>always @(*) if (f_idle_check)</pre>
Invariants Multiple-Clocks		<pre>begin     assume(!i_start_signal);</pre>
Sequences		Finally, assert your special case conditions
Quizzes		<pre>assert(state == IDLE); assert(consequence_one); // etc.</pre>
		enu

Welcome
Motivation
Basics
Clocked and <b>\$</b> past
k Induction
Bus Properties
Free Variables
Abstraction
Invariants
Multiple-Clocks
Cover
Sequences
Quizzes

You are trying to verify a hardware DMA

- A DMA is essentially a hardware memory copy
  - 1. It receives a source address, destination address, and copy length from the bus
  - 2. Then copies (length) bytes of memory from source to destination address
  - Ignoring the obvious undefined behavior associated with overlap between source and destination ...

What formal properties would be appropriate to describe the "contract" that such a DMA is required to fulfill?

# Answer #59

Welcome	Wh
Motivation	"со
Basics	
Clocked and <b>\$</b> past	
k Induction	
Bus Properties	Tha
Free Variables	you
Abstraction	5
Invariants	
Multiple-Clocks	
Cover	
Sequences	
Quizzes	,

at formal properties would be appropriate to describe the ntract" that a DMA is required to fulfill?

The first step is easy: connect your bus properties to both control port and the data port.

at might just find most of your bugs, but for completeness 'll want to do one more:

- Pick a value in memory, at some offset within the source region
- assume this value is returned by a read of that address
- assert this value is written by a write to the same offset, but within the destination region
- If the solver can pick the value and offset arbitrarily, and the resulting proof passes, then the entire DMA will therefore work.

Welcome Motivation	You are trying to verify a CPU. How can you go about verifying that a multiplication instruction works?
Basics Clocked and <b>\$</b> past <i>k</i> Induction	<pre>always @(posedge i_clk)     mpy_out &lt;= i_a * i_b;</pre>
Bus Properties	<pre>always @(posedge i_clk)</pre>
Free Variables	case(insn_type)
Abstraction	ALU_INSN: result <= alu_out;
Invariants	MPY_INSN: result <= mpy_out;
Multiple-Clocks	DIV_INSN: result <= alu_out;
Cover	LOD_INSN: result <= lsu_out; // Load/Store Insn
Sequences	endcase

always @(\*) // What assertion(s) might you use?
if (insn\_type == MPY\_INSN)
 assert(mpy\_out == ?);

Welcome	Т
Motivation	re
Basics	st
Clocked and \$past	tł
k Induction	
Bus Properties	
Free Variables	
Abstraction	
Invariants	
Multiple-Clocks	
Cover	
Sequences	
Quizzes	А
	in

This issue is complicated by the fact that formally verifying the esult of a multiplication tends to be beyond the capability of the tate of the art of formal verification. Given that, here are some hings you can do:

- Replace the output of the multiply with a (constrained) arbitrary value
  - Possible constraints include assuming the correct value in the case of multiplication by zero, one, or negative one
  - Alternatively, you might XOR'ing the inputs together with another value

Although these solutions don't check the result of the instruction, they can still catch bugs associated with the pipeline timing, forwarding, etc.

The actual multiply result can then be checked via simulation
Wel	come
	001110

Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Just as formal tools struggle with multiplies, they also struggle with divides. Worse, many divide instructions take many clocks to complete

How can you go about verifying a divide using either BMC or cover, but without processing all 32 (or more) steps of the divide?

Welcome
Motivation
Basics
Clocked and \$past
k Induction
Bus Properties
Free Variables
Abstraction
Invariants
Multiple-Clocks
Cover
Sequences
Quizzes

Verifying that the divide pipeline works is still valuable

Consider using the approaches we used for a multiply to verify that the divide is properly handled by its context
 You can capture the duration of the divide using a (\* anyseq \*) "free variable." Let this value range from only a couple of clocks in duration all the way to the correct length of the divide. This will keep things within the range of both BMC and cover()

Verifying that the pipeline works for all durations of the divide effectively verifies that it works for the correct duration

- You can use simulation to actually verify the *result* of the divide
- Alternatively, you can use formal to verify the *individual internal steps* of the divide

```
Welcome
```

Motivation

Basics

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

You have a counter that is supposed to count down from some programmable value to zero. How can you assert that this counter will never be higher than the programmable value, given that the value might change mid count?

```
always @(posedge i_clk)
begin
        if (set_value) max_value <= new_value;</pre>
        if (counter = 0)
                 counter <= max value:
        else
                 counter <= counter -1;
        // This fails if the max_value ever
        // changes mid countdown!
        assert(counter <= max_value);</pre>
end
```

Welcome <u>Motivation</u> Basics <u>Clocked and \$past</u> <u>k Induction</u>	Q: How can you assert that a counter will never be higher than the programmable value, given that the value might change mid count? Answer: Capture a copy of the maximum value at the time the counter is set
Bus PropertiesFree VariablesAbstractionInvariantsMultiple-ClocksCoverSequencesQuizzes	<pre>always @(posedge i_clk) if (counter == 0)         f_max_value &lt;= max_value; always @(*)         assert(counter &lt;= f_max_value); Remember: you can use Verilog to your advantage!</pre>

Welcome

Motivation

Basics

Clocked and **\$**past

k Induction

**Bus Properties** 

```
Free Variables
```

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

You have a CPU component of a larger design.

```
cpu mycpu(i_clk, i_reset,
            bus_master_outputs, // ...
            bus_master_inputs, // ...
            interrupt_line); // or lines
```

Your CPU passes formal verification.

How would you go about formally verifying the rest of the design?

	Allswer #03
Welcome Motivation Basics Clocked and <b>\$</b> past <i>k</i> Induction Bus Properties Free Variables Free Variables Abstraction Invariants Multiple-Clocks Cover Sequences Quizzes	<ul> <li>How would you go about formally verifying the rest of the design?</li> <li>Replace the CPU with a set of bus interface properties!</li> <li>Assume the CPU is a generic bus master</li> <li>This will disconnect any bus transactions from the CPU operation that would cause them</li> <li>On the other hand, you just proved the CPU would properly execute its instructions</li> <li>You will want to do the same thing with your bus slaves as well as the interconnect</li> <li>This will then allow you to verify the top level of your design</li> </ul>

#### **G** Answer #63b

Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

How would you go about formally verifying the rest of the design?

Replace the bus components with bus interface properties!



Welcome	Consider the VHDL design below controlling an AXI slave:
Motivation Basics	AXI_READ_VALID_P : process (S_AXI_ACLK) is
Clocked and $past$	if (S_AXI_ACLK'event and S_AXI_ACLK='1') then
Bus Properties	$S_{AXI_RVALID} <= '0';$
Abstraction	elsif S_AXI_RREADY = 1 then S_AXI_RVALID <= rvalid;
Invariants Multiple-Clocks	end if; end if;
Cover Sequences	<pre>end process AXI_READ_VALID_P;</pre>
Quizzes	Can you spot any bugs in this snippet alone?

```
Can you spot any bugs in this snippet alone?
Welcome
Motivation
                AXI_READ_VALID_P : process (S_AXI_ACLK) is
Basics
                begin
Clocked and $past
                  if (S_AXI_ACLK'event and S_AXI_ACLK='1') then
k Induction
                     if (S_AXI_ARESETN = '0') then
Bus Properties
                       S_AXI_RVALID <= '0':
Free Variables
                     elsif S_AXI_RREADY = '1' then
Abstraction
                       S_AXI_RVALID <= rvalid:
Invariants
                     end if:
Multiple-Clocks
                  end if;
Cover
                end process AXI_READ_VALID_P;
Sequences
               Absolutely!
Quizzes
                What happens if (!S_AXI_RVALID && !S_AXI_RREADY)?
                If the master hasn't set S_AXI_RREADY in anticipation of a
                response, something it isn't required to do, the design will hang.
```

Welcome Motivation Basics Clocked and \$past k Induction Bus Properties Free Variables Abstraction	SymbiYosys extends Verilog, SV, and VHDL with several attributes, including <ul> <li>(* anyconst *), (* anyseq *), and (* gclk *)</li> <li>Let's discuss (* anyconst *): How might you achieve the same result as</li> <li>(* anyconst *) wire A;</li> </ul>
Invariants Multiple-Clocks Cover Sequences Quizzes	while only using one of the other two attributes?

```
Welcome
```

Motivation

Basics

Clocked and **\$**past

k Induction

**Bus Properties** 

**Free Variables** 

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

SymbiYosys extends Verilog, SV, and VHDL with several attributes, including

```
\square (* anyconst *), (* anyseq *), and (* gclk *)
```

Let's discuss (\* anyconst \*): How might you achieve the same result as

(\* anyconst \*) wire A;

while only using one of the other two attributes? The following declaration and property would be equivalent

Bonus: How would you adjust this to handle multiple clocks?

```
The following logic comes from a major vendor's AXI stream
Welcome
                master implementation. Can you spot the bug?
Motivation
Basics
                always @(posedge ACLK)
Clocked and $past
                if (!ARESETN)
k Induction
                          // ...
Bus Properties
                else begin
Free Variables
                  TVALID <= (state == SEND_STREAM) && rptr < MAX;
Abstraction
                  TLAST \langle = (rptr = MAX - 1);
Invariants
Multiple-Clocks
                   if (rptr < MAX) begin
Cover
                     if (TVALID && TREADY) begin
Sequences
                          done \leq 0; rptr \leq rptr + 1;
Quizzes
                  end end else begin
                     done \leq 1; rptr \leq 0;
                end end
```

Hint: the bug is not in the reset logic, nor is it in rptr or state

Welcome

Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

What happens when

TVALID && !TREADY && !TLAST && rptr == MAX-1?

TLAST will change when things should've been stalled



#### **G** Answer #66b

What happens when

TVALID && !TREADY && !TLAST && rptr == MAX?

TVALID will change when things should've been stalled



Welcome

Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

### **G** Answer #66c

```
Adding a check for !TVALID || TREADY fixes both of these bugs
Welcome
Motivation
                // ...
Basics
                else if (!TVALID || TREADY) begin
Clocked and $past
                   TVALID \leq= (state == SEND_STREAM) && rptr < MAX;
k Induction
                   TLAST \langle = (rptr = MAX - 1);
Bus Properties
Free Variables
                   if (rptr < MAX) begin
Abstraction
                      if (TVALID && TREADY) begin
Invariants
                           done \leq 0; rptr \leq rptr + 1;
Multiple-Clocks
                   end end else begin
Cover
                     done \leq 1; rptr \leq 0;
                end end
Sequences
Quizzes
```

Wel	come
	001110

Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

```
Can you spot the AXI-lite bug below?
```

```
axi_arready <= 1'b0;
```

vveiconie
-----------

Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

AWREADY, WREADY and ARREADY all need to be responsive to backpressure from the master. In this case, if RREADY is low long enough then subsequent responses to consecutive requests will get dropped.



Your design will then hang.

Example courtesy of Vivado, from 2016.3 to the present (2020.1)

Welcome
Motivation
Basics
Clocked and \$past
k Induction
Bus Properties
Free Variables
Abstraction
Invariants
Multiple-Clocks

Cover

Sequences

Quizzes

Here's a second AXI4-lite bug, also courtesy of Vivado 2020.1. Can you spot it?

Yes, let me assure you, there is a bug in this code.

#### Answer #68

Welcome	Never
Motivation Basics	□ WI &&
Clocked and \$past k Induction	
Bus Properties	
Abstraction	
Invariants Multiple-Clocks	
Cover	
Quizzes	

transition on VALID && READY and anything thing else

hat happens if axi\_arready && S\_AXI\_ARVALID & axi\_rvalid? axi\_rvalid is dropped.



If your design isn't ready to accept a transaction for some reason or other, then it's your responsibility to hold READY low.

#### **G** Answer #68b

```
Welcome
Motivation
Basics
                          Clocked and $past
k Induction
Bus Properties
Free Variables
Abstraction
                          Invariants
Multiple-Clocks
Cover
Sequences
Quizzes
```

Several individuals have suggested that this answer depends vupon how axi\_arready is assigned.

- Had it been combinatorially assigned, there would be no error.

```
assign axi_arready = !axi_rvalid;
```

This is true.

 Had it been assigned that way, the logic could've also been simplified to the correct answer

Welcome	
Motivation	
Basics	
Clocked and <b>\$</b> past	
k Induction	
Bus Properties	
Free Variables	
Abstraction	
Invariants	
Multiple-Clocks	
Cover	
Sequences	
Quizzes	

SymbiYosys extends Verilog, SV, and VHDL with several attributes, including

```
(* anyconst *), (* anyseq *), and (* gclk *)
```

To formally verify an asynchronous design, you need access to the formal time-step. How might you use (\* gclk \*) for this purpose? What other changes would be required in your design?

The formal timestep can be described using (* gclk *) by first declaring a global time-step, (* gclk *) wire gbl_clk; and then using it in your design: always @(posedge gbl_clk) Don't forget to add the SymbiYosys multiclock option: [options] #
multiclock on

Welcome Motivation	Looking at the following vendor supplied AXI master design, do you see any AXI protocol errors?
Basics Clocked and <b>\$</b> past k Induction Bus Properties Free Variables	<pre>parameter AXI_BASE_ADDR = 32'h4000_0000; parameter BURST_LEN = 8; assign burst_size_bytes = BURST_LEN * (AXI_DATA_WIDTH/8);</pre>
Abstraction Invariants Multiple-Clocks Cover Sequences Quizzes	<pre>always @(posedge ACLK) if (!M_AXI_ARESETN    init_pulse)     axi_awaddr &lt;= 0; else if (M_AXI_AWREADY &amp;&amp; axi_awvalid)     axi_awaddr &lt;= axi_awaddr + burst_size_bytes;</pre>
	<pre>assign M_AXI_AWADDR = BASE_ADDR + axi_awaddr; assign M_AXI_AWLEN = BURST_LEN-1;</pre>

You may assume init\_pulse  $|-> !M_AXI_AWVALID$ .

Welcome	This bug
WelcomeMotivationBasicsClocked and \$pastk InductionBus PropertiesFree VariablesAbstractionInvariantsMultiple-Clocks	<ul> <li>This bug</li> <li>As cui</li> <li>What</li> <li>Specific bus?</li> <li>The A</li> <li>Nothin arbitration</li> </ul>
Cover Sequences Quizzes	<ul> <li>It's leaded</li> <li>demore</li> </ul>

his bug is rather subtle, if present at all. (We can argue that.)

- As currently parameterized, there are no bugs.
- What happens if the parameters are overridden?
- Specifically, what if BASE\_ADDR[11:0] > 12'hfe0 for a 32-bit bus?
- The AXI Spec prohibits bursts from crossing a 4kB boundary
   Nothing in the demo indicates that the address can not be arbitrarily overridden

Vhat do you think? Is this a bona fide "bug"?

It's led to many broken user designs based upon this demonstration code

# Quiz #71

Welcome	Can you spot any bugs in the A
Motivation	initial BVALTD = $0$
Basics	always $@(posedge ACLK)$
Clocked and \$past	if (!ARESETN)
k Induction	BVALID <= 0:
Bus Properties	else if (AWVALID && AWRE
Free Variables	&& WVALI
Abstraction	&& !BVAL
Invariants	BVALID <= 1;
Multiple-Clocks	else if (BREADY && BVALI
Cover	$\dot{BVALID} \ll 0;$
Sequences	

Quizzes

XI4–lite code below?

```
ADY
D && WREADY
ID)
D )
```

Hint: Xilinx's VIP won't necessarily find these bugs 

If you're not sure if there is a bug, how would you find out?

```
Welcome
```

Motivation

Basics

Clocked and \$past

k Induction

```
Bus Properties
```

```
Free Variables
```

```
Abstraction
```

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

What happens if ....

- 1. Either of AWVALID or WVALID but not both,
- 2. (AWVALID && WVALID) && AWREADY != WREADY, or even
- 3. (AWVALID && WVALID) && AWREADY && BVALID?

A couple assertions can quickly determine if any of these conditions would ever be a problem:

```
assert(AWREADY == WREADY);
```

if (AWREADY) assert(AWVALID && WVALID);

if (BVALID) assert(!AWREADY);

Of course, if these assertions would pass, then the logic could've been greatly simplified

## **G** Answer #71b

```
Welcome

Motivation

Basics

Clocked and $past

k Induction

Bus Properties

Free Variables
```

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

```
To fix this logic, I like using skid buffers and a combinatorial flag
always Q(*)
         write_ready = awskd_valid && wskd_valid
                 && (!BVALID || BREADY);
always @(posedge ACLK)
if (!ARESETN)
         BVALID <= 0:
else if (write_ready)
         BVALID <= 1;
else if (BREADY)
         BVALID \leq 0;
```

Using the skidbuffer gets around the requirement that all AXI outputs be registered, since the skid buffer ready input doesn't need to be registered.

## **G** Answer #71c

```
You could also fix this logic without the skid buffers but only at
Welcome
               a loss of 50% throughput
Motivation
Basics
                always @(posedge i_clk)
Clocked and $past
                if (!ARESETN)
k Induction
                          write_ready \leq 0;
Bus Properties
                      begin
                else
Free Variables
                          write_ready <= (AWVALID && AWREADY);
Abstraction
                          if (write_ready)
Invariants
                                    write_ready \leq 0;
Multiple-Clocks
                          // Note you *must* check for
Cover
                          // backpressure when using AXI
Sequences
                          if (BVALID && !BREADY)
Quizzes
                                    write_ready \leq 0;
               end
                assign
                          AWREADY = write_ready;
                assign
                          WREADY = write_ready;
```

VVelcome	We	come
----------	----	------

Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

(\* anyconst \*) and (\* anyseq \*) can both be used to create random values carefully chosen by the solver within your proof. If these values need to be constrained, what kind of constraints should be used on them?

- Welcome
- Motivation
- Basics
- Clocked and **\$**past
- k Induction
- Bus Properties
- Free Variables
- Abstraction
- Invariants
- Multiple-Clocks
- Cover
- Sequences

Quizzes

(\* anyconst \*) and (\* anyseq \*) can both be used to create random values carefully chosen by the solver within your proof. If these values need additional constraints, what kind of constraints should be used on them?

- Because (\* anyconst \*) and (\* anyseq \*) values act like inputs, assumptions are appropriate for constraining them Beware, these two attributes will be ignored by a simulator
  - In simulation, assume() constraints will become assert()s
  - This will likely cause any simulation depending upon their assumed values to fail
  - You might wish to ifdef out any free variable sections when running simulations, or
- Arrange them so they'll work without additional constraints under simulation

Welcome
Motivation
Basics
Clocked and <b>\$</b> past
k Induction
Bus Properties
Free Variables
Abstraction
Invariants
Multiple-Clocks
Cover
Sequences
Quizzes

Let's talk about the **depth** of a proof

- For bounded and cover checks
  - The depth is the number of steps that get checked
- For induction passes
  - The depth is the number of steps where assertions are assumed to be valid
  - Be aware, the time required for the proof typically increases exponentially with the **depth**

When building a full proof (i.e. with induction), what **depth** should you start with?

Welcome
Motivation
Basics
Clocked and <b>\$</b> past
k Induction
Bus Properties
Free Variables
Abstraction
Invariants
Multiple-Clocks
Cover
Sequences

Quizzes

I recommend the following rules for setting the depth

- Start with the length of the longest operation the design must accomplish before returning to idle – if possible
  - Otherwise shorten to what you have the patience for
- Start with the bounded check. Once it passes, add induction
   Once induction succeeds,
  - Reduce the **depth** to the number of steps the induction check took to succeed

Remember, a trace generated from a bounded check is easier to debug

Welcome	Can you see anything wrong with the following assertion?
Motivation Basics	<pre>assert property (@(posedge i_clk)</pre>
<u>Clocked and </u> \$past	A ##1 B ##1 C );
Bus Properties	
Free Variables	
Abstraction Invariants	
Multiple-Clocks	
Cover	
Sequences Quizzes	

);

);

```
Welcome
```

Motivation

Basics

Clocked and **\$**past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Can you see anything wrong with the following assertion?

Yes. Assertions need *triggers*. Without an trigger, this assertion requires that A be true *on every cycle*, and that B and C follow. Chances are what you mean to assert was something closer to,

This says that if A is ever true, then B and then C must follow, not that A must be true on every cycle.

Welcome	Will the following assertion pass a formal verification check?
Motivation Basics	input wire A;
Clocked and \$past	<pre>initial assume(A);</pre>
Bus Properties	assume property (@(posedge CLK) A);
Free Variables	always @(*)
Abstraction	assert(A);
Invariants Multiple-Clocks	
Cover	
Sequences	
Quizzes	

	$\pi$
Welcome Motivation	No, it will not. You'll get something similar to the following trace:
Basics Clocked and \$past k Induction Bus Properties Free Variables	CLK
Abstraction Invariants Multiple-Clocks Cover Sequences Quizzes	It's as though the assumption never took effect! What went wrong? <i>Clocked properties require a clock edge</i> <i>before taking effect</i> .
## G Answer #75b

```
The assertion is equivalent to the following:
Welcome
Motivation
                           p_{assumption} = 1, f_{initial} = 1;
                reg
Basics
Clocked and $past
                           @(posedge CLK) begin
                always
k Induction
                           f_{initial} \ll 0;
Bus Properties
                           // Register the clocked assumption
Free Variables
                           p_assumption <= A;
Abstraction
                end
Invariants
Multiple-Clocks
                always Q(*) begin
                           if (f_initial) assume(A);
Cover
                           assume(p_assumption);
Sequences
                           assert(A);
Quizzes
                end
```

As you can see, p\_assumption only gets checked *after* the clock edge

Welcome	How do you know if your design has enough assertions?
Motivation	
Basics	
Clocked and \$past	
k Induction	
Bus Properties	
Free Variables	
Abstraction	
Invariants	
Multiple-Clocks	
Cover	
Sequences	
Quizzes	

Welcome	How do you know if your design has enough assertions?
Basics         Clocked and \$past         k Induction         Bus Properties         Free Variables         Abstraction         Invariants         Multiple-Clocks	<ul> <li>Is every assumption made by a module depending on your design covered by an assertion?         <ul> <li>I like using shared interface property files for this, to make certain that assumptions don't get lost.</li> <li>Is every output pinned down? Could you tell, for example via an assertion failure, if an output had the wrong value?</li> <li>Does the design pass induction?</li> </ul> </li> </ul>
Cover Sequences Quizzes	You can also use mcy (mutation coverage with yosys) to find things that aren't covered by any assertions.

		Λ			
Welcome Motivation Basics	The following example was inspired by some endianness adjustment logic. Will the following assertion pass?				
Clocked and \$past k Induction Bus Properties Free Variables	input         wire         [31:0]         in;           input         wire         [2:0]         shift;           output         reg         [31:0]         out;				
Abstraction Invariants Multiple-Clocks	<pre>always @(*)     out = in &gt;&gt; 4*(~shift);</pre>				
Cover Sequences Quizzes	<pre>assert property (@(posedge clk)</pre>				

Motivation

k Induction

**Bus Properties** 

Free Variables

Multiple-Clocks

Abstraction

Invariants

Sequences

Quizzes

Cover

Clocked and **\$**past

Basics

No, it will not pass.

- When evaluating logic with multiple widths, the synthesis tool is supposed to first expand every term to the maximum width used
- shift[2:0] thus gets expanded to 32'h7
- □ ~ shift[2:0] becomes 32'hffff\_ff8
- 32'd4 \* 32'hffff\_ff8 is then 32'hffff\_ff80, and
- $\square$  32'dfeedbead >> 32'hfff\_ff80 is zero, not 32'hfeedbead

Note: I didn't get this right the first time either.

Welcome

Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Free Variables

Abstraction

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

The following student **cover**() statement was intended to generate a trace showing a FIFO go from empty to full and back again.

Much to the student's surprise, the resulting trace wasn't at all what he was expecting.

Judging from the **cover**() statement above, what do you think went wrong?

Welcome Motivation Basics Clocked and <b>\$</b> past	The student forgot to keep the reset low (inactive) <ul> <li>The solver jumped from full to empty on a reset</li> <li>This short-circuited his desired cover proof</li> </ul>
<u><i>k</i></u> Induction Bus Properties Free Variables	i_clk
Abstraction Invariants Multiple Clocks	i_wr
Cover Sequences	i_rd o_empty
Quizzes	o_fill 0 1 2 3 4 5 6 7 0

#### **G** Answer #78b

Welcome

Motivation

Basics

Clocked and \$past

k Induction

**Bus Properties** 

Free Variables

```
Abstraction
```

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Disabling the cover() statement on a reset solves this problem

cover	<pre>property (@(posedge i_clk)</pre>
	<b>disable</b> iff (i_reset)
	o_empty
	##1 o_full ##1 1[*0:\$]
	$\#\#1$ o_empty);

Since the student also wanted to see some non-zero data passing through the FIFO, we made the **disable** iff statement a touch more complex.

cover	<pre>property (@(posedge i_clk)</pre>
	<pre>disable iff (i_reset    i_data != wr_addr)</pre>
	o_empty
	##1 o_full ##1 1[*0:\$]
	$\#\#1$ o_empty);

Welcome Motivation Basics Clocked and \$past k Induction **Bus Properties** Free Variables Abstraction Invariants Multiple-Clocks Cover Sequences Quizzes

Your UART appears to be running at the wrong baud rate in hardware. Tracing this problem down further, it appears as though your clock may be running at the wrong frequency. What's an easy way to verify the frequency your clock is running at?

Welcome

Motivation

Basics

Clocked and \$past

k Induction

Bus Properties

Free Variables

```
Abstraction
```

Invariants

Multiple-Clocks

Cover

Sequences

Quizzes

Here's my personal favorite approach to verifying a clock's rate:

```
reg [31:0] counter;
```

```
always @(*)
        o_led = counter[31];
```

A 100MHz system clock will now cause this LED to blink at 1Hz.

#### **G** Answer #79b

Welcome	For those
Motivation	- Forwa
Basics	
Clocked and <b>\$</b> past	USCIIIC
k Induction	Other ap
Bus Properties	if for no
Free Variables	0
Abstraction	<ul> <li>Outpi</li> </ul>
Invariants	tuning
Multiple-Clocks	<ul> <li>Causi</li> </ul>
Cover	look f
Sequences	□ Use a
Quizzes	clock
	Trans

For those in an engineering lab, there's also the obvious

Forward the clock to a pin, and examine it with an external oscilloscope

Other approaches to this problem deserve an honorable mention, f for no other reason than for their creativity:

- Output a square wave to a piezo speaker and comare it to a tuning fork
- Causing a pin to transmit on the AM band (1MHz or so), look for it's signal using a nearby radio receiver
- Use a known frequency to count edges from the unknown clock
- Transmit a perpetual 0x55 over UART, and looking for the resulting square wave with an oscilloscope

Welcome	Consider the following trace initiating an AXI write burst.					
Motivation						
Basics						
Clocked and <b>\$</b> past	S_AXI_ARESETN/					
k Induction						
Bus Properties	S_AXI_AWVALID					
Free Variables	S_AXI_AWADDR					
Abstraction	S_AXI_AWLEN					
Invariants	S_AXI_AWSIZE					
Multiple-Clocks						
Cover	S_AXI_WVALID					
Sequences	S_AXI_WSTRB[3:0]					
Quizzes	S_AXI_WLAST					

Assume that the C\_AXI\_DATA\_WIDTH == 32, and C\_AXI\_ADDR\_WIDTH > 2. Is the first beat of this burst legal?

٨٨

	Answer	#00			^
Welcome <u>Motivation</u> Basics	No. The WST The burst exi	RB value in t sts to help i	he write be llustrate th	eat is not le iis.	egal.
Clocked and \$past k Induction Bus Properties	<ul> <li>It's two b</li> <li>Each beat</li> <li>The secon</li> <li>31</li> </ul>	eats long is 16-bits, o d address is	or two byte aligned or	es n a 16-bit b º	oundary
Free Variables Abstraction	3	2	1	0	
Invariants Multiple-Clocks	3	2	1	0	
Cover Sequences Quizzes	<ul> <li>This mean</li> <li>first.</li> </ul>	ns that WSTR	B[2] belong	s to the se	cond beat, not the
	While the problem would exist without the burst, the burst details help to illuminate the problem.				